







**TPSM53602** ZHCSKO0B - DECEMBER 2019 - REVISED SEPTEMBER 2021


# TPSM53602 采用 Enhanced HotRod™ QFN 封装的 36V 输入、2A 电源模块

### 1 特性

- 提供功能安全
  - 可帮助进行功能安全系统设计的文档
- 5mm×5.5mm×4mm 增强型 HotRod™ QFN 封装
  - 85mm<sup>2</sup> 解决方案尺寸(单面)
  - 低 EMI: 符合 CISPR11 辐射发射标准
  - 优异的热性能:
    - 在 85°C 且无气流的情况下具有高达 14W 的输 出功率
  - 标准封装尺寸:单个大型散热焊盘和所有引脚均 分布在封装外围
- 输入电压范围: 3.8V 至 36V
- 输出电压范围:1V至7V
- 效率高达 95%
- 电源正常状态标志
- 精密使能端
- 内置断续模式短路保护、过热保护、启动至预偏置 输出、软启动和 UVLO
- IC 工作结温范围: 40°C 至 +125°C
- 工作环境温度范围:-40°C 至 +105°C
- 通过了 Mil-STD-883D 冲击和振动测试
- 与以下器件引脚兼容: 3A TPSM53603 和 4A TPSM53604
- 使用 TPSM53602 并借助 WEBENCH® Power Designer 创建定制设计方案
- 下载 EVM 设计文件以快速进行电路板设计

## 2 应用

- 通用宽输入电压电源
- 工厂自动化和控制
- 测试和测量
- 航天和国防
- 负输出电压应用



## 3 说明


TPSM53602 电源模块是一款高度集成的 2A 电源解决 方案,在热增强型 QFN 封装内整合了一个带有功率 MOSFET 的 36V 输入降压直流/直流转换器、一个屏 蔽式电感器和多个无源器件。此 5mm × 5.5mm × 4mm、15 引脚封装采用增强型 HotRod QFN 技术来实 现增强的热性能、小尺寸和低 EMI。该封装尺寸的所 有引脚均分布在外围,具有单个大散热垫,实现简单的 布局和制造中的轻松处理。


总体解决方案仅需四个外部组件,并且省去了设计流程 中的环路补偿和磁性元件选择过程。TPSM53602 具有 全套功能集,包括正常电源状态指示、可编程 UVLO、 预偏置启动、过流和过热保护,因此是为各种应用供电 的出色器件。

#### 器件信息


器件型号(1)	封装	封装尺寸(标称值)	
TPSM53602	B3QFN (15)	5.0mm × 5.5mm	

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





增强型 HotRod QFN 和典型布局





## **Table of Contents**

1 特性	1	8 Application and Implementation	20
2 应用		8.1 Application Information	
- <i>二</i> /,		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	
5 Pin Configuration and Functions		10 Layout	
6 Specifications		10.1 Layout Guidelines	
6.1 Absolute Maximum Ratings		10.2 Layout Examples	
6.2 ESD Ratings		10.3 Theta JA versus PCB Area	
6.3 Recommended Operating Conditions		10.4 Package Specifications	25
6.4 Thermal Information		10.5 EMI	
6.5 Electrical Characteristics		11 Device and Documentation Support	<mark>27</mark>
6.6 Typical Characteristics (V <sub>IN</sub> = 5 V)		11.1 Device Support	27
6.7 Typical Characteristics (V <sub>IN</sub> = 12 V)		11.2 Documentation Support	27
6.8 Typical Characteristics (V <sub>IN</sub> = 24 V)		11.3 接收文档更新通知	27
6.9 Typical Characteristics (V <sub>IN</sub> = 36 V)		11.4 支持资源	
7 Detailed Description		11.5 Trademarks	
7.1 Overview		11.6 Electrostatic Discharge Caution	27
7.2 Functional Block Diagram		11.7 术语表	
7.3 Feature Description		12 Mechanical, Packaging, and Orderable	
7.4 Device Functional Modes		Information	28

## **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (August 2020) to Revision B (September 2021)				
• 添加了功能安全项目符号	1			
Changes from Revision * ( December 2019) to Revision A (August 2020)	Page			
Changes from Revision * ( December 2019) to Revision A (August 2020)  • 将封装信息更新为正确的封装类型				



# **5 Pin Configuration and Functions**




图 5-1. RDA Package 15-Pin QFN Top View

表 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	ITPE	DESCRIPTION
12	AGND	G	Analog ground. Zero voltage reference for internal references and logic. All electrical parameters are measured with respect to this pin. <b>This pin must be connected to PGND at a single point.</b> See #10 for a recommended layout.
4, 5	DNC	_	Do not connect. Do not connect these pins to ground, to another DNC pin, or to any other voltage. These pins are connected to internal circuitry. Each pin must be soldered to an isolated pad.
2	EN	I	Enable pin. This pin turns the converter on when pulled high and turns off the converter when pulled low. This pin can be connected directly to VIN. <b>Do not float.</b> This pin can be used to set the input under voltage lockout with two resistors. See #7.3.6.
9	FB	I	Feedback input. Connect the mid-point of the feedback resistor divider to this pin. Connect the upper resistor ( $R_{FBT}$ ) of the feedback divider to $V_{OUT}$ at the desired point of regulation. Connect the lower resistor ( $R_{FBB}$ ) of the feedback divider to AGND.
3, 10, 11	NC	_	Not connected. These pins are not connected to any circuitry within the module. It is recommended that these pins be connected to the PGND plane on the application board to enhance shielding and thermal performance.
15	PGND	G	Power ground. This is the return current path for the power stage of the device. Connect this pad to the input supply return, the load return, and the capacitors associated with the VIN and VOUT pins. See # 10 for a recommended layout.
6	PGOOD	0	Power-good pin. Open-drain output that asserts low if the feedback voltage is not within the specified window thresholds. A 10-k $\Omega$ to 100-k $\Omega$ pullup resistor is required and can be tied to the V5V pin or other DC voltage less than 22 V. If not used, this pin can be left open or connected to PGND.
1, 14	VIN	I	Input supply voltage. Connect the input supply to these pins. Connect input capacitors between these pins and PGND in close proximity to the device.
7, 8	VOUT	0	Output voltage. These pins are connected to the internal output inductor. Connect these pins to the output load and connect external output capacitors between these pins and PGND.
13	V5V	0	Internal 5-V LDO output. Supplies internal control circuits. Do not connect to external loads. This pin can be used as logic supply for PGOOD pin.



## 6 Specifications

### **6.1 Absolute Maximum Ratings**

Over the recommended operating junction temperature range<sup>(1)</sup>

	PARAMETER	MIN	MAX	UNIT
	VIN to PGND	- 0.3	38	
	EN to AGND <sup>(2)</sup>	- 0.3	V <sub>IN</sub> + 0.3	
Input voltage	PGOOD to AGND <sup>(2)</sup>	- 0.3	22	V
	FB to AGND	- 0.3	5.5	
	AGND to PGND	- 0.3	0.3	
0.4	VOUT to PGND <sup>(2)</sup>	-0.3	V <sub>IN</sub> + 0.3	V
Output voltage	V5V to AGND	0	5.5	v
Operating IC junction temperate	ture, T <sub>J</sub> <sup>(3)</sup>	- 40	150	°C
Storage temperature, T <sub>stg</sub>		- 55	150	°C
Peak reflow case temperature			245	°C
Maximum number or reflows allowed			3	
Mechanical vibration Mil-STD-883D, Method 2007.2, 20 to 2000 Hz			20	G
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The voltage on this pin must not exceed the voltage on the VIN pin by more than 0.3 V.
- The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

## 6.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM) <sup>(1)</sup>	±2500	V
V(ESD)		Charged-device model (CDM) <sup>(2)</sup>	±1000	v

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

Over operating ambient temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	3.8 (3)	36	V
Output voltage, V <sub>OUT</sub>	1	7 (4)	V
Output current, I <sub>OUT</sub>	0	2	Α
EN voltage, V <sub>EN</sub> <sup>(2)</sup>	0	V <sub>IN</sub>	V
PGOOD pullup voltage, V <sub>PGOOD</sub> <sup>(2)</sup>	0	18	V
PGOOD sink current		3	mA
Operating ambient temperature, T <sub>A</sub>	- 40	105	°C
Input capacitance, C <sub>IN</sub> <sup>(5)</sup>	20		μF
Output capacitance, C <sub>OUT</sub>	min <sup>(6)</sup>	1000	μF

(1) Recommended operating conditions indicate conditions for which the device is intended to be functional, but do not ensure specific performance limits. For ensured specifications, see the #6.5.

Product Folder Links: TPSM53602

- (2)The voltage on this pin must not exceed the voltage on the VIN pin by more than  $0.3\ V$ .
- The recommended minimum  $V_{IN}$  is 3.8 V or (VOUT + 1 V), whichever is greater. See the #7.3.9 section for more information. (3)
- The recommended maximum output voltage varies depending input voltage. See the #7.3.9 section for more information. (4)
- Minimum  $C_{IN}$  of 20  $\mu F$  must be ceramic type.
- (6)The minimum amount of required output capacitance varies depending on the output voltage. See 表 7-1.

Submit Document Feedback



#### 6.4 Thermal Information

		TPSM53602	
	THERMAL METRIC <sup>(1)</sup>	RDA (QFN)	UNIT
		15 PINS	
R <sub> θ JA</sub>	Junction-to-ambient thermal resistance (2)	19.5	°C/W
ψ ЈТ	Junction-to-top characterization parameter (3)	1.0	°C/W
ψ ЈВ	Junction-to-board characterization parameter (4)	5.5	°C/W
т	Thermal shutdown temperature	165	°C
T <sub>SHDN</sub>	Recovery temperaure	148	°C

- For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.
- (2) The junction-to-ambient thermal resistance, R θ JA, applies to devices soldered directly to a 75-mm x 75-mm four-layer PCB with 2-oz. copper and natural convection cooling. Additional airflow and PCB copper area reduces R θ JA. For more information see the #10.3 section.
- (3) The junction-to-top board characterization parameter,  $\psi_{JT}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7).  $T_J = \psi_{JT} \times Pdis + T_T$ ; where Pdis is the power dissipated in the device and  $T_T$  is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter, ψ<sub>JB</sub>, estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7). T<sub>J</sub> = ψ<sub>JB</sub> × Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.

#### 6.5 Electrical Characteristics

Limits apply over  $T_A = -40^{\circ}\text{C}$  to +105°C,  $V_{IN} = 12 \text{ V}$ ,  $V_{OUT} = 3.3 \text{ V}$ ,  $I_{OUT} = I_{OUT}$  maximum, (unless otherwise noted);  $C_{IN1} = 2x10 \ \mu\text{F}$ , 50-V, 1206 ceramic;  $C_{IN2} = 100 \ \text{nF}$ , 50-V, 0603 ceramic;  $C_{OUT} = 3x22 \ \mu\text{F}$ , 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE (V <sub>IN</sub> )				<u> </u>	
	Input voltage range	Over I <sub>OUT</sub> range	3.8 (1)		36	V
V <sub>IN</sub>	V <sub>IN</sub> turn on	V <sub>IN</sub> increasing, I <sub>OUT</sub> = 0 A		3.55		V
	V <sub>IN</sub> turn off	V <sub>IN</sub> decreasing, I <sub>OUT</sub> = 0 A		3.05		V
IQ	Quiescient current	Non-switching, V <sub>FB</sub> = 1.2 V		24		μΑ
I <sub>SHDN</sub>	Shutdown supply current	V <sub>EN</sub> = 0 V, I <sub>OUT</sub> = 0 A		5	10	μΑ
INTERNAL	LDO (V5V)			,		
V5V	Internal LDO output voltage appearing at the V5V pin	$6~\text{V} \leqslant \text{V}_{\text{IN}} \leqslant 36~\text{V}$	4.75	5	5.25	V
FEEDBACK	(					
	Feedback voltage <sup>(2)</sup>	$-40$ °C $\leq$ T <sub>J</sub> $\leq$ +125°C, I <sub>OUT</sub> = 0.75 A	0.985	1	1.015	V
$V_{FB}$	Load regulation	$T_A$ = +25°C, 0.5 A $\leq$ $I_{OUT} \leq$ 2 A		0.06		%
	Line regulation	T <sub>A</sub> = +25°C, I <sub>OUT</sub> = 0.75 A, Over V <sub>IN</sub> range		0.15		%
I <sub>FB</sub>	Current into FB pin	FB = 1 V		0.2	50	nA
CURRENT						
l <sub>out</sub>	Output current	T <sub>A</sub> = 25°C	0		2	Α
l <sub>out</sub>	Over-current threshold			3.5		Α
V <sub>HC</sub>	FB pin voltage required to trip short- circuit hiccup mode			0.4		V
t <sub>HC</sub>	Time between current-limit hiccup burst			94		ms
ENABLE (E	N PIN)					
V <sub>EN-VCC-H</sub>	EN input level required to turn on internal LDO	Rising threshold			1	V
V <sub>EN-VCC-L</sub>	EN input level required to turn off internal LDO	Falling threshold	0.3			V
V <sub>EN-H</sub>	EN input level required to start switching	Rising threshold	1.2	1.23	1.26	V
V <sub>EN-HYS</sub>	Hysteresis below V <sub>EN-H</sub>	Falling		100		mV

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



Limits apply over  $T_A = -40^{\circ}\text{C}$  to +105°C,  $V_{\text{IN}} = 12$  V,  $V_{\text{OUT}} = 3.3$  V,  $I_{\text{OUT}} = I_{\text{OUT}}$  maximum, (unless otherwise noted);  $C_{\text{IN1}} = 2x10~\mu\text{F}$ , 50-V, 1206 ceramic;  $C_{\text{IN2}} = 100~\text{nF}$ , 50-V, 0603 ceramic;  $C_{\text{OUT}} = 3x22~\mu\text{F}$ , 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.


	PARAMETER	TEST CONDITIONS	MIN	<b>TYP</b> 0.2	MAX	<b>UNIT</b> nA
I <sub>LKG-EN</sub>	Enable input leakage current	V <sub>EN</sub> = 3.3 V				
POWER GOO	DD (PGOOD PIN)					
V <sub>PG-HIGH-UP</sub>	V <sub>OUT</sub> rising (fault)	% of FB voltage		107		%
V <sub>PG-HIGH-DN</sub>	V <sub>OUT</sub> falling (good)	% of FB voltage		105		%
V <sub>PG-LOW-UP</sub>	V <sub>OUT</sub> rising (good)	% of FB voltage		94		%
V <sub>PG-LOW-DN</sub>	V <sub>OUT</sub> falling (fault)	% of FB voltage		92		%
R <sub>PG</sub>	Power-good flag R <sub>DSON</sub>	V <sub>EN</sub> = 0 V		35		Ω
V <sub>IN-PG</sub>	Minimum input voltage for proper PGOOD function	50-μA, EN = 0 V			2	V
$V_{PG}$	PGOOD logic low output	50-μA, EN = 0 V, V <sub>IN</sub> = 2 V			0.2	V
PERFORMAN	ICE					
η	Efficiency	I <sub>OUT</sub> = 2 A, T <sub>A</sub> = 25°C		91		%
SOFT START					'	
t <sub>SS</sub>	Internal soft-start time			4		ms
SWITCHING	FREQUENCY	,	1		'	
$f_{\text{SW-MAX}}$	Max switching frequency	I <sub>OUT</sub> = 2 A, T <sub>A</sub> = 25°C		1.4 <sup>(3)</sup>		MHz
	1					

- (1) The recommended minimum  $V_{IN}$  is 3.8 V or (VOUT + 1 V), whichever is greater. See the #7.3.9 section for more information.
- (2) The overall output voltage tolerance will be affected by the tolerance of the external R<sub>FBT</sub> and R<sub>FBB</sub> resistors.
- (3) The typical switching frequency of this device will change based on operating conditions. See the #7.4.2 section for more information.

Product Folder Links: TPSM53602

# 6.6 Typical Characteristics ( $V_{IN} = 5 V$ )


The typical characteristic data has been developed from actual products tested at  $T_A$  = 25°C. This data is considered typical for the device.





# 6.7 Typical Characteristics (V<sub>IN</sub> = 12 V)

The typical characteristic data has been developed from actual products tested at  $T_A = 25$ °C. This data is considered typical for the device.




Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 6.8 Typical Characteristics ( $V_{IN} = 24 \text{ V}$ )


The typical characteristic data has been developed from actual products tested at  $T_A$  = 25°C. This data is considered typical for the device.





## 6.9 Typical Characteristics ( $V_{IN} = 36 \text{ V}$ )

The typical characteristic data has been developed from actual products tested at  $T_A = 25$ °C. This data is considered typical for the device.



Submit Document Feedback


Copyright © 2021 Texas Instruments Incorporated

## 7 Detailed Description

### 7.1 Overview

The TPSM53602 is a full-featured, 36-V input, 2-A, synchronous step-down converter with PWM, MOSFETs, shielded inductor, and control circuitry integrated into a low-profile, over-molded package. The device integration enables small designs while providing the ability to adjust key parameters to meet specific design requirements. The TPSM53602 provides an output voltage range of 1 V to 7 V. An external resistor divider is used to adjust the output voltage to the desired value. The device provides accurate voltage regulation over a wide load range by using a precision internal voltage reference. Input undervoltage lockout is internally set at 3.55 V (typical), but can be adjusted upward using a resistor divider on the EN pin of the device. The EN pin can also be pulled low to put the device into standby mode to reduce input current draw. A power-good signal is provided to indicate when the output is within its nominal voltage range. Thermal shutdown and current limit features protect the device during an overload condition. A 15-pin, QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

### 7.2 Functional Block Diagram



Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

### 7.3 Feature Description

### 7.3.1 Adjusting the Output Voltage

A resistor divider connected to the FB pin (pin 9) sets the output voltage of the TPSM53602. The output voltage adjustment range is from 1 V to 7 V.  $\boxtimes$  7-1 shows the feedback resistor connections for setting the output voltage. The recommended value of R<sub>FBT</sub> is 10 k  $\Omega$ . The value for R<sub>FBB</sub> can be calculated using  $\overline{\mathcal{F}}$  1.  $\overline{\mathcal{F}}$  7-1 lists the standard resistor values for several output voltages. The minimum required output capacitance for each output voltage is also included in  $\overline{\mathcal{F}}$  7-1. The capacitance values listed represent the *effective* capacitance, taking into account the effects of DC bias and temperature variation.

$$R_{FBB} = \frac{10}{(V_{OUT} - 1)} (k\Omega)$$

$$(1)$$

$$R_{FBT}$$

$$10k\Omega$$

$$R_{FBB}$$

图 7-1. Setting the Output Voltage

**AGND** 

7.0

1.65

C<sub>OUT(MIN)</sub> (μF) (EFFECTIVE)  $C_{OUT(MIN)}$  (µF) V<sub>OUT</sub> (V)  $R_{FBB} (k\Omega)^{(1)}$ V<sub>OUT</sub> (V)  $R_{FBB} (k\Omega)^{(1)}$ (EFFECTIVE) 1.0 150 3.0 4.99 open 1.1 100 137 3.3 4.32 42 1.2 49.9 125 4.0 3.32 34 1.3 33.2 4.5 2.87 30 1.4 24.9 105 5.0 2.49 27 1.5 20.0 98 2.21 24 5.5 1.8 12.4 80 6.0 2.00 22 2.0 10.0 72 6.5 1.82 20

56

表 7-1. Setting the Output Voltage

(1)  $R_{FBT} = 10.0 \text{ k} \Omega$ 

2.5

#### 7.3.2 Switching Frequency

The switching frequency of the TPSM53602 is set to 1.4 MHz, internal to the device. The switching frequency cannot be adjusted. When the load current is high enough and the device is operating in PWM mode, the device operates at a fixed frequency. As the load current drops and the device switches to PFM mode, the switching frequency is reduced resulting in reduced power dissipation. See # 7.4.2 for typical information on when the device switches from PWM mode to PFM mode.

Submit Document Feedback

6.65

19

#### 7.3.3 Input Capacitors

The TPSM53602 requires a minimum input capacitance of 20  $\,\mu$ F (2 × 10  $\,\mu$ F) of ceramic type. High-quality, ceramic-type X5R or X7R capacitors with sufficient voltage rating are recommended. TI recommends an additional 47  $\,\mu$ F of non-ceramic capacitance for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage.

				CAPACITOR CHARACTERISTICS		
VENDOR <sup>(1)</sup>	SERIES	SIZE	PART NUMBER	VOLTAGE RATING (V)	CAPACITANCE <sup>(3)</sup> (µF)	
Murata	X5R	1206	GRT31CR61H106ME01L	50	10	
TDK	X5R	1206	CGA5L3X5R1H106M160AB	50	10	
TDK	X7R	1206	CGA5L1X7R1H106K160AC	50	10	
Murata	X7R	1210	GRM32ER71H106KA12L	50	10	
TDK	X7R	1210	C3225X7R1H106M250AC	50	10	

- (1) Capacitor Supplier Verification, RoHS, Lead-free, and Material Details
  Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.
- (2) Maximum ESR at 100 kHz, 25°C.
- (3) Standard capacitance values

#### 7.3.4 Output Capacitors

表 7-1 lists the TPSM53602 minimum output capacitance. The effects of DC bias and temperature variation must be considered when using ceramic capacitance. For ceramic capacitors, the package size, voltage rating, and dielectric material contributes to differences between the standard rated value and the actual effective value of the capacitance.

When adding additional capacitance above  $C_{OUT(min)}$ , the capacitance can be ceramic type, low-ESR polymer type, or a combination of the two. See  $\frac{1}{8}$  7-3 for a preferred list of output capacitors by vendor.

表 7-3. Recommended Output Capacitors

			CAPA	CITOR CHARACTERIS	STICS
VENDOR <sup>(1)</sup>	SERIES	PART NUMBER	VOLTAGE RATING (V)	CAPACITANCE (2) (µF)	ESR <sup>(2)</sup> (mΩ)
TDK	X5R	C3225X5R0J476K	6.3	47	2
Murata	X7R	GCM32ER70J476KE19L	6.3	47	2
Murata	X5R	GRM21BR61A476ME15L	10	47	2
TDK	X5R	C3216X5R1A476M160AB	10	47	2
Murata	X7R	GRM32ER71A476KE15L	10	47	2
Murata	X5R	GRM32ER61C476K	16	47	3
TDK	X5R	C3225X5R0J107M	6.3	100	2
Murata	X5R	GRM32ER60J107M	6.3	100	2
Murata	X5R	GRM32ER61A107M	10	100	2
Kemet	X5R	C1210C107M4PAC7800	16	100	2
Panasonic	POSCAP	6TPE100MI	6.3	100	18
Panasonic	POSCAP	10TPF150ML	10	150	15
Panasonic	POSCAP	6TPF220M9L	6.3	220	9
Panasonic	POSCAP	6TPF330M9L	6.3	330	9
Panasonic	POSCAP	6TPE470MAZU	6.3	470	35

<sup>(1)</sup> Capacitor Supplier Verification, RoHS, Lead-free and Material Details

Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Standard capacitance values.

#### 7.3.5 Output On/Off Enable (EN)

The voltage on the EN pin provides electrical ON/OFF control of the device. This input features precision thresholds, allowing the use of an external voltage divider to provide a programmable UVLO (see # 7.3.6). Applying a voltage of  $V_{EN} \ge V_{EN-LDO\_H}$  causes the device to enter standby mode, powering the internal LDO, but not producing an output voltage. Increasing the EN voltage to  $V_{EN-H}$  fully enables the device, allowing it to enter start-up mode and beginning the soft-start period. When the EN input is brought below  $V_{EN-H}$  by  $V_{EN-HYS}$ , the regulator stops running and enters standby mode. Further decrease in the EN voltage to below  $V_{EN-LDO-L}$  completely shuts down the device.  $\boxtimes$  7-2 shows this behavior. The values for the various EN thresholds can be found in # 6.5.




图 7-2. Precision Enable Behavior

The EN pin cannot be open circuit or floating. The simplest way to enable the operation of the TPSM53602 is to connect the EN pin to VIN directly as shown in <a>8</a> 7-3. This allows self start-up of the TPSM53602 when VIN is within the operation range.

If an application requires controlling the EN pin, an external logic signal can be used to drive EN pin as shown in 7-4. Applications using an open drain/collector device to interface with this pin require a pullup resistor to a voltage above the enable threshold.




图 7-3. Enabling the Device




图 7-4. Typical Enable Control

#### 7.3.6 Programmable Undervoltage Lockout (UVLO)

The TPSM53602 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 3.55 V (typical) with a typical hysteresis of 500 mV.

If an application requires a higher UVLO threshold, a resistor divider can be placed between VIN, the EN pin, and AGND as shown in  $\boxtimes$  7-5. The enable rising threshold ( $V_{EN-H}$ ) is 1.23 V (typ) with 100 mV (typ) hysteresis.  $\gtrapprox$  7-4 lists recommended resistor values for  $R_{ENT}$  and  $R_{ENB}$  to adjust the ULVO voltage.

To ensure proper start-up and reduce input current surges, TI recommends to set the UVLO threshold to approximately 80% to 85% of the minimum expected input voltage.




图 7-5. Adjustable UVLO

表 7-4. Resistor Values for Adjusting UVLO

VIN UVLO (V)	6.5	10	15	20	25	30
R <sub>ENT</sub> (kΩ)	100	100	100	100	100	100
R <sub>ENB</sub> (kΩ)	23.7	14.3	9.09	6.65	5.23	4.32

#### 7.3.7 Power Good (PGOOD)


The TPSM53602 has a built-in power-good signal (PGOOD) which indicates whether the output voltage is within its regulation range. The PGOOD pin is an open-drain output that requires a pullup resistor to a nominal voltage source of 18 V or less. The internal 5-V LDO output (V5V pin) can be used as the pullup voltage source. A typical pullup resistor value is between 10 k  $\Omega$  and 100 k  $\Omega$ . The maximum recommended PGOOD sink current is 3 mA.

Once the output voltage rises above 94% of the set voltage, the PGOOD pin rises to the pullup voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 92% or rises higher than 107% of the nominal set voltage. See 

7-6 for typical power-good thresholds.

Copyright © 2021 Texas Instruments Incorporated





### д. он оно досин

### 7.3.8 Light Load Operation

In light load conditions, the device turns on the high-side MOSFET until the inductor current reaches a controlled minimum value of approximately 1 A. As the input voltage decreases, reducing the voltage headroom between  $V_{IN}$  and  $V_{OUT}$ , the amount of time required to reach this minimum current increases. During this time, additional energy flows from  $V_{IN}$  to  $V_{OUT}$ , resulting in increased output voltage ripple. To eliminate this behavior, the EN UVLO function must be used to maintain at least 1 V of headroom above  $V_{OUT}$ . Alternatively, additional output capacitance can be added to reduce the output voltage ripple in applications that operate at light loads with very low  $V_{IN}$  to  $V_{OUT}$  headroom.

### 7.3.9 Voltage Dropout

Voltage dropout is the difference between the input voltage and output voltage that is required to maintain output voltage regulation while providing the rated output current.


To ensure the TPSM53602 maintains output voltage regulation over the operating temperature range, the minimum  $V_{IN}$  is 3.8 V or ( $V_{OUT}$  + 1 V), whichever is greater.

The TPSM53602 operates in a frequency foldback mode when the dropout voltage is less than the recommendation above. Frequency foldback reduces the switching frequency to allow the output voltage to maintain regulation as input voltage decreases. At light load, the TPSM53602 operates in PFM mode which is a reduced frequency operation. See # 7.4.2 for more information on PFM mode.  $\boxtimes$  7-7 through  $\boxtimes$  7-12 show typical dropout voltage and frequency foldback curves for 3.3 V, 5 V, and 7 V outputs at  $T_A$  = 25°C.

#### Note

As ambient temperature increases, dropout voltage and frequency foldback occur at higher input voltage.

www.ti.com.cn



### 7.3.10 Overcurrent Protection (OCP)

The TPSM53602 is protected from overcurrent conditions. Cycle-by-cycle current limit is used for overloads while hiccup mode is used for short circuits. Hiccup mode is activated if a fault condition persists on the output. Hiccup mode reduces power dissipation under severe overcurrent conditions and prevents overheating and potential damage to the device. In hiccup mode, the regulator is shut down and kept off for 94 ms typical before the TPSM53602 tries to start again. If overcurrent or short-circuit fault condition still exist, hiccup repeats until the fault condition is removed. Once the fault is removed, the module automatically recovers with a normal soft-start power up.

The typical current limit threshold for the TPSM53602 varies slightly as a function of input voltage and output voltage. 

▼ 7-13 shows the typical current limit threshold for several output voltages over the input voltage range.




图 7-13. Current Limit Threshold

#### 7.3.11 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 165°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 148°C typically.

Product Folder Links: TPSM53602

#### 7.4 Device Functional Modes

#### 7.4.1 Active Mode


The TPSM53602 is in active mode when VIN is above the turnon threshold and the EN pin voltage is above the EN high threshold. The most direct way to enable the TPSM53602 is to connect the EN pin to VIN. This allows self start-up of the TPSM53602 when the input voltage is in the operation range of 3.8 V to 36 V. Connecting a resistor divider between VIN, EN, and AGND adjusts the UVLO to delay the turn on until  $V_{\text{IN}}$  is closer to its regulated voltage.


#### 7.4.2 Auto Mode

In auto mode, the device moves between Pulse-Width Modulation (PWM) and Pulse-Frequency Modulation (PFM) as the load changes. At light loads, the regulator operates in PFM mode. At higher loads, the mode changes to PWM mode. The typical load current for which the device moves from PFM to PWM can be found in \$\mathbb{Z}\$ 7-14 and \$\mathbb{Z}\$ 7-15. The output current at which the device changes modes depends on the input voltage and the output voltage. For output currents above the curve, the device is in PWM mode. If the curve is a solid line, the PWM switching frequency is 1.4 MHz nominal. If the curve is a dashed line, the PWM switching frequency is reduced due to the minimum on-time of the internal controller to maintain output voltage regulation. For currents below the curves, the device is in PFM mode. For applications where the switching frequency must be known for a given condition, the above mentioned effects must be carefully tested before the design is finalized.

In PWM mode, the regulator operates at a constant frequency using PWM to regulate the output voltage. While operating in this mode, the output voltage is regulated by switching at a constant frequency and modulating the duty cycle to control the power to the load. This provides excellent line and load regulation and low output voltage ripple.

In PFM mode, the high-side MOSFET is turned on in a burst of one or more pulses to provide energy to the load. The duration of the burst and the actual switching frequency depends on the input voltage, output voltage, and load current. The frequency of these bursts is adjusted to regulate the output while diode emulation is used to maximize efficiency. This mode provides high light-load efficiency by reducing the amount of input supply current required to regulate the output voltage at small loads. However, in this mode, expect larger output voltage ripple and variable switching frequency.





#### 7.4.3 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPSM53602. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode, the standby current is 5  $\mu$  A typical.

## 8 Application and Implementation

#### Note

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

The TPSM53602 is a synchronous, step-down, DC/DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 2 A. The TPSM53602 can be configured in a negative output voltage, inverting buck-boost (IBB) topology. For more details, see the Negative Output Voltage using the TPSM53602/3/4 application note. The following design procedure can be used to select components for the TPSM53602. Alternately, the WEBENCH® software can be used to generate complete designs. When generating a design, the WEBENCH® software uses an iterative design procedure and accesses comprehensive databases of components. See www.ti.com for more details.

### 8.2 Typical Application

The TPSM53602 only requires a few external components to convert from a wide input voltage supply range to a wide range of output voltages. 8 8-1 shows a basic TPSM53602 schematic for a typical design.




图 8-1. TPSM53602 Typical Schematic

### 8.2.1 Design Requirements

For this design example, use the parameters listed in 表 8-1 as the input parameters and follow the design procedures in #8.2.2.

表 8-1. Design Example Parameters

DESIGN PARAMETER	VALUE
Input voltage V <sub>IN</sub>	24 V typical
Output voltage V <sub>OUT</sub>	5 V
Output current rating	2 A

Product Folder Links: TPSM53602

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM53602 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage  $(V_{IN})$ , output voltage  $(V_{OUT})$ , and output current  $(I_{OUT})$  requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 8.2.2.2 Output Voltage Setpoint

The output voltage of the TPSM53602 device is externally adjustable using a resistor divider. The recommended value of  $R_{FBT}$  is 10 k  $\Omega$ . The value for  $R_{FBB}$  can be selected from 表 7-1 or calculated using 方程式 2:

$$R_{FBB} = \frac{10}{(V_{OUT} - 1)} (k\Omega)$$
(2)

For the desired output voltage of 5 V, the formula yields a value of 2.5 k  $\Omega$  . Choose the closest available value of 2.49 k  $\Omega$  for R<sub>FBB</sub>.

### 8.2.2.3 Input Capacitors

The TPSM53602 requires a minimum input capacitance of 20  $\mu$ F (or 2 × 10  $\mu$ F) ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. An additional 47  $\mu$ F of nonceramic capacitance is recommended for applications with transient load requirements. The voltage rating of the input capacitors must be greater than the maximum input voltage.

For this design example, two 10-µF, 50-V, ceramic capacitors are used.


#### 8.2.2.4 Output Capacitor Selection

The TPSM53602 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See 表 7-1 for the required output capacitance.

For this design example, two 47-µF, 10-V, ceramic capacitors are used.



#### 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPSM53602 is designed to operate from an input voltage supply range between 3.8 V and 36 V. This input supply must be well-regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the TPSM53602 supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few centimeters from the TPSM53602, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a 47-μF electrolytic capacitor.

### 10 Layout

The performance of any switching power supply depends as much on the layout of the PCB as the component selection. The following guidelines help users design a PCB with the best power conversion performance, optimal thermal performance, and minimized generation of unwanted EMI.

### 10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. 

☐ 10-1 through ☐ 10-3 shows a typical PCB layout. The following are some considerations for an optimized layout.

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress
- · Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- · Locate additional output capacitors between the ceramic capacitor and the load.
- · Connect AGND to PGND at a single point.
- Place R<sub>FBT</sub> and R<sub>FBB</sub> as close as possible to the FB pin.
- Use multiple vias to connect the power planes to internal layers.
- Download the EVM Design Files for fast board design

### 10.2 Layout Examples




图 10-1. Typical Top-Layer Layout




图 10-2. Typical Layer-2 Layout






图 10-3. Typical PGND Layer

#### 10.3 Theta JA versus PCB Area

The amount of PCB copper affects the thermal performance of the device.  $\boxtimes$  10-4 shows the effects of copper area on the junction-to-ambient thermal resistance (R  $_{\theta}$  JA) of the TPSM53602. The junction-to-ambient thermal resistance is plotted for a 4-layer PCB with PCB area from 30 cm<sup>2</sup> to 80 cm<sup>2</sup>.

To determine the required copper area for an application:

- 1. Determine the maximum power dissipation of the device in the application by referencing the power dissipation graphs in # 6.6 through # 6.9.
- 2. Calculate the maximum R  $_{\theta}$  JA using 方程式 3 and the maximum ambient temperature of the application.

$$R_{\theta JA} = \frac{(125^{\circ}C - T_{A(max)})}{P_{D(max)}} (^{\circ}C / W)$$
(3)

3. Reference 🛚 10-4 to determine the minimum required PCB area for the application conditions.




图 10-4. R <sub>θ JA</sub> versus PCB Area (per layer)

## 10.4 Package Specifications

	TPSM53602					
Weight		429	mg			
Flammability	Meets UL 94 V-O					
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	89.3	MHrs			

### 10.5 EMI

The TPSM53602 is compliant with EN55011 Class-B radiated emissions. ☒ 10-5 and ☒ 10-6 show typical examples of radiated emissions plots for the TPSM53602. The graphs include the plots of the antenna in the horizontal and vertical positions.

EMI plots were measured using the standard TPSM53602EVM with no input filter.




图 10-5. Radiated Emissions 24-V Input, 5-V Output, 2-A Load






图 10-6. Radiated Emissions 12-V Input, 5-V Output, 2-A Load

## 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### 11.1.2 Development Support

#### 11.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPSM53602 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

Texas Instruments, Negative Output Voltage using the TPSM53602/3/4 application report

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 11.5 Trademarks

HotRod<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments. are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

## 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 14-Sep-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPSM53602RDAR	ACTIVE	B3QFN	RDA	15	1000	RoHS & Green	NIPDAU	Level-3-245C-168 HR	-40 to 125	TPSM53602	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 14-Sep-2021

## TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM53602RDAR	B3QFN	RDA	15	1000	330.0	16.4	5.28	5.78	4.28	8.0	16.0	Q1

www.ti.com 14-Sep-2021




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM53602RDAR	B3QFN	RDA	15	1000	336.0	336.0	48.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司