







Instruments

TPS65262

ZHCSCL5D - JANUARY 2014 - REVISED MAY 2023

TPS65262 具有双路可调 200mA/100mA LDO 的 4.5V 至 18V 输入电压、3A/1A/1A 输出电流三路同步 降压转换器

1 特性

工作输入电压范围: 4.5V 至 18V

反馈基准电压: 0.6V ±1%

最大连续输出电流:3A/1A/1A

• 600kHz 固定开关频率

• 集成双路 LDO 的输入电压范围: 1.3V 至 18V, 且 持续输出电流: 200 mA/100 mA

• 针对 Buck1 的可编程软启动时间

针对 Buck2 和 Buck3 的固定软启动时间 1ms

• 针对 Buck2 和 Buck3 的内部环路补偿

• 针对每个降压转换器的专用使能引脚

自动加电/断电序列

• 轻负载条件下的脉冲跳跃模式 (PSM)

• 输出电压电源正常状态指示器

热过载保护

32 引脚 VQFN (RHB) 5mm × 5mm 封装

2 应用

数字电视 (DTV)

机顶盒

家庭网关和接入点网络


无线路由器

安全监控

POS 机

3 说明

TPS65262 是一款具有 3A/1A/1A 输出电流的单片三路 同步降压转换器。4.5V 至 18V 的宽输入电源电压范围



包括大多数运行自 5V、9V、12V 或 15V 电源总线的 中间总线电压。该转换器具有恒定频率峰值电流模式, 专用于简化应用,同时方便设计人员根据目标应用来优 化系统。此器件运行在 600kHz 的固定开关频率上。为 了减少外部组件数量,已经集成针对 buck2 和 buck3 的环路补偿。buck1 和 buck 2, 3 之间的 180°异相运 行(buck2 和 buck3 同相运行)最大限度地减少了对 输入滤波器的要求。轻负载时,器件自动运行在 PSM,这样通过减少开关损耗来提供高效率。

两个低压降线性稳压器 (LDO) 也被内置在 TPS65262 中。这两个线性稳压器的输入电压范围在 1.3V 至 18V 之间,持续输出电流为 200mA/100mA,具有独立使能 和可调输出电压。


TPS65262 特有自动电源序列,可驱动 MODE 引脚为 高电平,并配置 EN1、EN2 和 EN3 引脚。

此器件特有过压保护、过流和短路保护以及过热保护。 电源正常引脚在任何输出电压在稳压范围之外时被置为 有效。

封装信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS65262	RHB (VQFN , 32)	5.00mm × 5.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



效率与输出负载之间的关系



Table of Contents

1 特性	1	7.3 Feature Description	14
		7.4 Device Functional Modes	22
- //		8 Application and Implementation	23
4 Revision History		8.1 Application Information	23
5 Pin Configuration and Functions		8.2 Typical Application	
6 Specifications		8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		8.4 Layout	
6.2 ESD Ratings		9 Device and Documentation Support	35
6.3 Recommended Operating Conditions		9.1 接收文档更新通知	35
6.4 Thermal Information		9.2 支持资源	35
6.5 Electrical Characteristics		9.3 Trademarks	
6.6 Typical Characteristics		9.4 静电放电警告	
7 Detailed Description		9.5 术语表	
7.1 Overview		10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram		Information	36
3			

4 Revision History

注:以前版本的页码可能与当前版本的页码不同


Changes from Revision C (July 2014) to Revision D (May 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	
• 通篇去除了图像的颜色	
• Changed the description of V7V pin in 表 5-1	
 Moved the storage temperature row in the ESD Ratings table to the Absolute Maximum R 	
Renamed the ESD Ratings table	5
Changed the recommended value of capacitor from V7V pin to power ground in V7V Low and Bootstrap	Dropout Regulator
Changed the recommended value of C6 in 8-1	23
Changes from Revision B (February 2014) to Revision C (July 2014)	Page
• 将数据表更新至新的 TI 标准	1
• 将封装类型更正为 VQFN	1
Updated V _(ESD) ratings in <i>ESD Ratings</i> and notes	
Updated MIN V _{FB} and added note to G _{m PS1/2/3}	
Added new graphs to the Typical Characteristics and moved plots to the Application Curve	
Expanded the Applications section to include more information	23
Updated 图 8-35 FB1 pin name	
Changes from Revision A (January 2014) to Revision B (February 2014)	Page
• 将数据表状态从"产品预发布"更改为"量产数据"	1
Changes from Revision * (January 2014) to Revision A (January 2014)	Page
Changed I _{max LDO1} min spec	

Product Folder Links: TPS65262

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

5 Pin Configuration and Functions



(There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.)

图 5-1. 32-Pin Plastic VQFN RHB Package Top View

表 5-1. Pin Functions

PIN		DESCRIPTION			
NAME	NO.	DESCRIPTION			
LVIN2	1	Input power supply for LDO2. Connect LVIN2 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 1 µF).			
LOUT2	2	LDO2 output. Connect LOUT2 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 μF).			
LFB2	Feedback Kelvin sensing pin for LDO2 output voltage. Connect this pin to LDO2 resistor divider.				
LEN2	4	Enable for LDO2. Float to enable.			
PGOOD	5	An open-drain output, asserts low if output voltage of any buck is beyond regulation range due to thermal shutdown, overcurrent, undervoltage, or ENx shut down.			
MODE	6	When high, an automatic power-up/power-down sequence is provided according to states of EN1, EN2 and EN3 pins.			
FB2	7	Feedback Kelvin sensing pin for buck2 output voltage. Connect this pin to buck2 resistor divider.			
EN2	8	Enable for buck2. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck2 with a resistor divider.			
BST2	9	Boot strapped supply to the high side floating gate driver in Buck2. Connect a capacitor (recommend 47 nF) from BST2 pin to LX2 pin.			
LX2	10	Switching node connection to the inductor and bootstrap capacitor for Buck2. The voltage swing at this pin is from a diode voltage below the ground up to VIN2 voltage.			
PGND2	11	Power ground connection of Buck2. Connect PGND2 pin as close as possible to the (-) terminal of VIN2 input ceramic capacitor.			
VIN2	12	Input power supply for Buck2. Connect VIN2 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF).			
VIN3	13	Input power supply for Buck3. Connect VIN3 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF).			
PGND3	14	Power ground connection of Buck3. Connect PGND3 pin as close as possible to the (-) terminal of VIN3 input ceramic capacitor.			
LX3	15	Switching node connection to the inductor and bootstrap capacitor for Buck3. The voltage swing at this pin is from a diode voltage below the ground up to VIN3 voltage.			



表 5-1. Pin Functions (continued)

PIN		AC 0-1.1 III 1 diletions (continued)	
NAME	NO.	DESCRIPTION	
BST3	16	Boot strapped supply to the high side floating gate driver in Buck3. Connect a capacitor (recommend 47 nF) from BST3 pin to LX3 pin.	
EN3	17	Enable for Buck3. Float to enable. Can use this pin to adjust the input undervoltage lockout of Buck3 with a resistor divider.	
FB3	18	edback Kelvin sensing pin for buck3 output voltage. Connect this pin to Buck3 resistor divider.	
AGND	19	Analog ground common to buck controllers and other analog circuits. It must be routed separately from high current power grounds to the (-) terminal of bypass capacitor of input voltage VIN.	
V7V	20	Internal LDO for gate driver and internal controller. Connect a 10-µF capacitor from the pin to power ground	
COMP1	21	Error amplifier output and loop compensation pin for Buck1. Connect a series resistor and capacitor to compensate the control loop of buck1 with peak current PWM mode.	
SS1	22	Soft-start and tracking input for Buck1. An internal 5-µA pullup current source is connected to this pin. The soft-start time can be programmed by connecting a capacitor between this pin and ground.	
FB1	23	Feedback Kelvin sensing pin for Buck1 output voltage. Connect this pin to Buck1 resistor divider.	
EN1	24	Enable for Buck1. Float to enable. Can use this pin to adjust the input undervoltage lockout of Buck1 with a resistor divider.	
BST1	25	Boot strapped supply to the high side floating gate driver in buck1. Connect a capacitor (recommend 47 nF) from BST1 pin to LX1 pin.	
LX1	26	Switching node connection to the inductor and bootstrap capacitor for buck1. The voltage swing at this pin is from a diode voltage below the ground up to VIN1 voltage.	
PGND1	27	Power ground connection of buck1. Connect PGND1 pin as close as possible to the (-) terminal of VIN1 input ceramic capacitor.	
VIN1	28	Input power supply for buck1. Connect VIN1 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 μF).	
LEN1	29	Enable for LDO1. Float to enable.	
LFB1	30	Feedback Kelvin sensing pin for LDO1 output voltage. Connect this pin to LDO1 resistor divider.	
LOUT1	31	LDO1 output. Connect LOUT1 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 μF).	
LVIN1	32	Input power supply for LDO1. Connect LVIN1 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 1 µF).	
PAD	_	There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (operating in a typical application circuit)(1)

		MIN	MAX	UNIT
	VIN1, VIN2, VIN3, LVIN1, LVIN2	- 0.3	20	
	LX1, LX2, LX3 (Maximum withstand voltage transient <20 ns)	- 1.0	20	
	BST1, BST2, BST3 referenced to LX1, LX2, LX3 pins respectively	- 0.3	7	
Voltage	MODE, LEN1, LEN2, EN1, EN2, EN3, PGOOD, V7V	- 0.3	7	v
	LOUT1, LOUT2	- 0.3	7	
	FB1, FB2, FB3, LFB1, LFB2, COMP1, SS1	- 0.3	3.6	
	AGND, PGND1, PGND2, PGND3	- 0.3	0.3	
T _J	Operating junction temperature	- 40	125	°C
T _{stg}	Storage temperature	- 55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
\/		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as 1 kV can actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN1, VIN2, VIN3	4.5	18	
	LX1, LX2, LX3 (maximum withstand voltage transient <20 ns)	- 0.8	18	
Valtage	BST1, BST2, BST3 referenced to LX1, LX2, LX3 pins respectively	- 0.1	6.8	V
Voltage	MODE, LEN1, LEN2, EN1, EN2, EN3, PGOOD, V7V	- 0.1	6.3	V
	FB1, FB2, FB3, LFB1, LFB2, COMP1, SS1	- 0.1	3	
	LOUT1, LOUT2, LVIN1, LVIN2	- 0.1	18	
T _A	Operating ambient temperature	- 40	85	°C
TJ	Operating junction temperature	- 40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	RHB (VQFN)	UNIT
		32 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	32	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	24.2	°C/W
R ₀ JB	Junction-to-board thermal resistance	6.4	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

5

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. *Pins listed as 250 V can actually have higher performance*.



	THERMAL METRIC ⁽¹⁾	TPS65262 RHB (VQFN)	UNIT
ψ ЈВ	Junction-to-board characterization parameter	32 PINS 6.4	°C/W
R _{θ Jc(bot)}	Junction-to-case (bottom) thermal resistance	1.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

 $T_{\rm J}$ = 25°C, VIN = 12 V, $f_{\rm SW}$ = 600 kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY V	/OLTAGE					
VIN	Input voltage range		4.5		18	V
		VIN rising	4	4.25	4.5	
UVLO	VIN undervoltage lockout	VIN falling	3.5	3.75	4	V
		Hysteresis		500		mV
IDD _{SDN}	Shutdown supply current	EN1 = EN2 = EN3 = MODE = LEN1 = LEN2 = 0 V		12		μA
IDD _{Q_NSW}		EN1 = EN2 = EN3 = 5V, FB1 = FB2 = FB3 = 0.8 V, LEN1 = LEN2 = 0 V		790		μA
IDD _{Q_NSW1}	Input quiescent current without	EN1 = 5 V, EN2 = EN3 = 0 V, FB1 = 0.8 V, LEN1 = LEN2 = 0 V		340		μA
IDD _{Q_NSW2}	buck1/2/3 switching	EN2 = 5 V, EN1 = EN3 = 0V, FB2 = 0.8 V, LEN1 = LEN2 = 0 V		370		μA
IDD _{Q_NSW3}		EN3 = 5 V, EN1 = EN2 = 0 V, FB3 = 0.8 V, LEN1 = LEN2 = 0 V		370		μA
IDD _{Q_LDO1}		EN1 = EN2 = EN3 = LEN2 = 0 V, LFB1 = 0.8 V, LEN1 = 5 V		190		μA
IDD _{Q_LDO2}	LDO input quiescent current	EN1 = EN2 = EN3 = LEN1 = 0 V, LFB2 = 0.8 V, LEN2 = 5 V		190		μA
V _{7V}	V7V LDO output voltage	V7V load current = 0 A	6.0	6.3	6.6	V
I _{OCP_V7V}	V7V LDO current limit			175		mA
FEEDBACK VOL	TAGE REFERENCE					
		V _{COMP} = 1.2 V, T _J = 25°C	0.595	0.6	0.605	V
V_{FB}	Feedback voltage	V _{COMP} = 1.2 V, T _J = -40°C to 125°C	0.594	0.6	0.606	V
V _{LINEREG_Buck}	Line regulation-DC ⁽¹⁾	I _{OUT1} = 1.5 A, I _{OUT2} = 1 A, I _{OUT3} = 1 A, 5 V < VINx < 18 V		0.002		%/V
V _{LOADREG_Buck}	Load regulation-DC ⁽¹⁾	V _{IN} = 12 V, I _{OUTx} = (10-100%) × I _{OUTx_max}		0.02		%/A
BUCK1, BUCK2,	BUCK3					
V _{ENXH}	EN1/2/3 high level input voltage			1.2	1.26	V
V _{ENXL}	EN1/2/3 low level input voltage		1.1	1.15		V
I _{ENX}	EN1/2/3 pull-up current	ENx = 1 V		3.6		μA
I _{ENX}	EN1/2/3 pull-up current	ENx = 1.5 V		6.6		μA
I _{ENhys}	Hysteresis current			3		μA
I _{SS1}	Buck1 soft start charging current		4.3			μA
T _{SS2/3}			7.0	5	6	μ, ι
	Buck2/3 soft start time		7.0	1	6	ms
T _{ON_MIN}	Buck2/3 soft start time Minimum on time		4.0		100	
T _{ON_MIN} G _{m_EA1/2/3}		- 2 μA < I _{COMPX} < 2 μA	4.5	1		ms
T _{ON_MIN} G _{m_EA1/2/3} G _{m_PS1/2/3}	Minimum on time	- 2 μA < I _{COMPX} < 2 μA I _{LX} = 0.5 A	7.0	1 80		ms ns
G _{m_EA1/2/3}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m		4.4	1 80 300		ms ns µS
G _{m_EA1/2/3} G _{m_PS1/2/3}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1)			1 80 300 7.4	100	ms ns μS
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit			1 80 300 7.4 5.1	100	ms ns μS A/V
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit			1 80 300 7.4 5.1 4.4	100	ms ns µS A/V A
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1} I _{LIMITS1}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck1 low side sink current limit		4.4	1 80 300 7.4 5.1 4.4 1.3	6.06	ms ns µS A/V A A
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1} I _{LIMITS1} I _{LIMIT2/3} I _{LIMITSOURCE2/3}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck2/3 peak inductor current limit		4.4	1 80 300 7.4 5.1 4.4 1.3 2.4	6.06	ms ns µS A/V A A A A
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1} I _{LIMITS1} I _{LIMIT2/3} I _{LIMITSOURCE2/3} I _{LIMITS2/3}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck1 low side sink current limit Buck2/3 peak inductor current limit Buck2/3 low side source current limit		4.4	1 80 300 7.4 5.1 4.4 1.3 2.4	6.06	ms ns µS A/V A A A A A
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1} I _{LIMITS1} I _{LIMIT2/3} I _{LIMITSOURCE2/3}	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck1 low side sink current limit Buck2/3 peak inductor current limit Buck2/3 low side source current limit Buck2/3 low side sink current limit		4.4	1 80 300 7.4 5.1 4.4 1.3 2.4 1.75	6.06	ms ns µS A/V A A A A A A
G _{m_EA1/2/3} G _{m_PS1/2/3} ILIMIT1 ILIMITSOURCE1 ILIMITS1 ILIMIT2/3 ILIMITSOURCE2/3 ILIMITS2/3 THICCUp_wait	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck1 low side sink current limit Buck2/3 peak inductor current limit Buck2/3 low side source current limit Buck2/3 low side source current limit OC wait time ⁽¹⁾		4.4	1 80 300 7.4 5.1 4.4 1.3 2.4 1.75 1	6.06	ms ns µS A/V A A A A A A A A A A A A A A A A A A
G _{m_EA1/2/3} G _{m_PS1/2/3} ILIMIT1 ILIMITS0URCE1 ILIMITS1 ILIMIT2/3 ILIMITSOURCE2/3 ILIMITS2/3 THiccup_wait THiccup_re	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck2/3 peak inductor current limit Buck2/3 low side source current limit Buck2/3 low side source current limit Duck2/3 low side source current limit Buck2/3 low side sink current limit OC wait time(1) Hiccup time before re-start(1)	I _{LX} = 0.5 A	4.4	1 80 300 7.4 5.1 4.4 1.3 2.4 1.75 1 0.5	6.06	ms ns µS A/V A A A A A ms ms
G _{m_EA1/2/3} G _{m_PS1/2/3} I _{LIMIT1} I _{LIMITSOURCE1} I _{LIMITS1} I _{LIMITSOURCE2/3} I _{LIMITSOURCE2/3} I _{LIMITS2/3} T _{Hiccup_wait} T _{Hiccup_re} Rdson_HS1	Minimum on time Error amplifier trans-conductance COMP voltage to inductor current G _m (1) Buck1 peak inductor current limit Buck1 low side source current limit Buck1 low side sink current limit Buck2/3 peak inductor current limit Buck2/3 low side source current limit Buck2/3 low side sink current limit OC wait time(1) Hiccup time before re-start(1) Buck1 High-side switch resistance	I _{LX} = 0.5 A VIN1 = 12 V	4.4	1 80 300 7.4 5.1 4.4 1.3 2.4 1.75 1 0.5 14	6.06	ms ns μS A/V A A A A A ms ms ms

6.5 Electrical Characteristics (continued)

 $T_1 = 25$ °C, VIN = 12 V, $f_{SW} = 600$ kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Rdson_HS3	Buck3 High-side switch resistance	VIN1 = 12 V		195		$m\Omega$	
Rdson_LS3	Buck3 low-side switch resistance	VIN1 = 12 V		145		mΩ	
POWER GOOD, M	ODE, POWER SEQUENCE				'		
		FBx undervoltage falling		92.5%			
.,		FBx undervoltage rising		95%			
V_{th_PG}	Feedback voltage threshold	FBx overvoltage rising		107.5%		V_{REF}	
		FBx overvoltage falling		105%			
T _{DEGLITCH(PG)} F	PGOOD falling edge deglitch time			0.19		ms	
T _{RDEGLITCH(PG)} R	PGOOD rising edge deglitch time			1		ms	
I _{PG}	PGOOD pin leakage				0.05	μA	
V _{LOW_PG}	PGOOD pin low voltage	I _{SINK} = 1 mA			0.4	V	
V _{MODEH}	MODE high level input voltage			1.2	1.26	V	
V _{MODEL}	MODE low level input voltage		1.1	1.15		V	
I _{MODE}	MODE pull-up current	MODE = 1 V		3.6		μA	
I _{MODE}	MODE pull-up current	MODE = 1.5 V		6.6		μA	
T _{psdelay}	Delay time between bucks at automatic power sequencing mode ⁽¹⁾	MODE = 1.5 V		1.7		ms	
LDO1 AND LDO2							
V _{LENXH}	LEN1, LEN2 high-level input voltage			1.2	1.26	V	
V _{LENXL}	LEN1, LEN2 low-level input voltage		1.1	1.15		V	
ELIVIE	, 1 3	LENx = 1 V		3.6			
I _{LENX}	LEN1, LEN2 pullup current	LENx = 1.5 V		6.6		μΑ	
VIN _{LDO1}	LDO input voltage range		1.3		18	V	
VOUT _{LDO1}	LDO output voltage range	load current = 200 mA, V _{IN} = 12 V	1		5.5	V	
V _{LDOFB1}	LDO voltage reference	load current = 10 mA, V _{IN} = 12 V	0.594	0.6	0.606		
I _{max_LDO1}	LDO current limit	I Sad Salistic To III I, VIII	240	330	0.000	mA	
·IIIaX_LDO1	220 34.1.5.1.1	I _{OUT} = 20 mA		12		mV	
$V_{dropout1}$	LDO drop out voltage	I _{OUT} = 200 mA		120		mV	
.,	100 11 11 100(1)	V _{OUT} = 1.8 V, I _{OUT} = 10 mA, LVIN1 changes from 2 to 18					
V _{LINEREG_LDO1}	LDO line regulation-DC ⁽¹⁾	V		0.002		%/V	
V _{LOADREG_LDO1}	LDO load regulation-DC ⁽¹⁾	I _{OUT} = 1mA to 200mA		0.02		%/A	
PSRR _{LDO1}	Ripple rejection ⁽¹⁾	$Vin_LDO1 = 12 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 10 \text{ mA},$ f = 10 kHz		56		dB	
VIN _{LDO2}	LDO input voltage range		1.3		18	V	
VOUT _{LDO2}	LDO output voltage range	load current = 100 mA, V _{IN} = 12 V	1		5.5	V	
V _{LDOFB2}	LDO voltage reference	load current = 10 mA, V _{IN} = 12 V	0.594	0.6	0.606	V	
I _{max_LDO2}	LDO current limit		120	180		mA	
V	LDO drop out volto	I _{OUT} = 10 mA		12		mV	
V _{dropout2}	LDO drop out voltage	I _{OUT} = 100 mA		120		mV	
V _{LINEREG_LDO2}	LDO line regulation-DC ⁽¹⁾	V _{OUT} = 1.8 V, I _{OUT} = 10 mA, LVIN1 changes from 2 to 18 V		0.002		%/V	
V _{LOADREG_LDO2}	LDO load regulation-DC ⁽¹⁾	I _{OUT} = 1 to 100 mA, V _{IN} = 12 V		0.02		%/A	
PSRR _{LDO2}	Ripple rejection ⁽¹⁾	Vin_LDO2 = 12 V, V _{OUT} = 1.8 V, I _{OUT} = 10 mA, f = 10 kHz		56		dB	
OSCILLATOR].					
f _{SW}	Switching frequency		570	600	630	kHz	
J 24A	CTION		370		000		

6.5 Electrical Characteristics (continued)


 T_J = 25°C, VIN = 12 V, f_{SW} = 600 kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{TRIP_OTP}	Thermal protection trip point ⁽¹⁾	Temperature rising		160		°C
T _{HYST_OTP}	Thermal protection trip points	Hysteresis		20		°C

(1) Lab validation result.

6.6 Typical Characteristics


 $T_A = 25$ °C, VIN = 12 V, VOUT1 = 1.2 V, VOUT2 = 1.8 V, VOUT3 = 3.3 V, f_{SW} = 600 kHz (unless otherwise noted)






6.6 Typical Characteristics (continued)

 $T_A = 25$ °C, VIN = 12 V, VOUT1 = 1.2 V, VOUT2 = 1.8 V, VOUT3 = 3.3 V, $f_{SW} = 600$ kHz (unless otherwise noted)



6.6 Typical Characteristics (continued)


 $T_A = 25$ °C, VIN = 12 V, VOUT1 = 1.2 V, VOUT2 = 1.8 V, VOUT3 = 3.3 V, $f_{SW} = 600$ kHz (unless otherwise noted)





6.6 Typical Characteristics (continued)

 $T_A = 25$ °C, VIN = 12 V, VOUT1 = 1.2 V, VOUT2 = 1.8 V, VOUT3 = 3.3 V, $f_{SW} = 600$ kHz (unless otherwise noted)



7 Detailed Description

7.1 Overview

The TPS65262 is a monolithic triple synchronous step-down (buck) converter with 3-A/1-A/1-A output currents. A wide 4.5- to 18-V input supply voltage range encompasses most intermediate bus voltages operating off 5-, 9-, 12-, or 15-V power bus. The feedback voltage reference for each buck is 0.6V. Each buck is independent with dedicated enable, soft-start and loop compensation.

The TPS65262 implements a constant frequency, peak current mode control that simplifies external loop compensation. The switching frequency is fixed 600 kHz. The switching clock of buck1 is 180° out-of-phase operation from the clocks of buck2 and buck3 channels to reduce input current ripple, input capacitor size and power supply induced noise.

The TPS65262 has been designed for safe monotonic startup into pre-biased loads. The default start up is when VIN is typically 4.5 V. The ENx pin also can be used to adjust the input voltage undervoltage lockout (UVLO) with an external resistor divider. In addition, the ENx pin has an internal 3.6-µA current source, so the EN pin can be floating for automatically powering up the converters.

The TPS65262 reduces the external component count by integrating the bootstrap circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BST and LX pins. A UVLO circuit monitors the bootstrap capacitor voltage VBST-VLX in each buck. When VBST-VLX voltage drops to the threshold, LX pin is pulled low to recharge the bootstrap capacitor. The TPS65262 can operate at 100% duty cycle as long as the bootstrap capacitor voltage is higher than the BOOT-LX UVLO threshold which is typically 2.1 V.

The TPS65262 features a PGOOD pin to supervise each output voltage of buck converters. The TPS65262 has power good comparators with hysteresis, which monitor the output voltages through feedback voltages. When all bucks are in regulation range and power sequence is done, PGOOD is asserted to high.

The SS (soft start/tracking) pin is used to minimize inrush currents during power up. A small value capacitor or resistor divider is coupled to the pin for soft start or voltage tracking.

At light loading, TPS65262 automatically operates in pulse skipping mode (PSM) to save power.


The TPS65262 integrates low drop-out voltage linear regulators (LDO) with input voltage from 1.3 to 18 V, independent enable and adjustable outputs, up to 200 mA for LDO1 and 100 mA for LDO2 continuous output current.

The TPS65262 is protected from overload and over temperature fault conditions. The converter minimizes excessive output overvoltage transients by taking advantage of the power good comparator. When the output is over, the high-side MOSFET is turned off until the internal feedback voltage is lower than 105% of the 0.6-V reference voltage. The TPS65262 implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections to avoid inductor current runaway. If the over current condition has lasted for more than the OC wait time (0.5 ms), the converter will shut down and restart after the hiccup time (14 ms). The TPS65262 shuts down if the junction temperature is higher than thermal shutdown trip point 160°C. When the junction temperature drops 20°C (typical) below the thermal shutdown trip point, the TPS65262 will be restarted under control of the soft-start circuit automatically.

The TPS65262 is available in a 32-lead thermally-enhanced VQFN (RHB) package.



7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adjusting the Output Voltage

The output voltage of each buck is set with a resistor divider from the output of buck to the FB pin. TI recommends to use 1% tolerance or better divider resistors.




图 7-1. Voltage Divider Circuit

$$R_2 = R_1 \times \frac{0.6}{V_{out} - 0.6} \tag{1}$$

To improve efficiency at light loads consider using larger value resistors. If the values are too high, the regulator is more sensitive to noise. The recommended resistor values are shown in $\frac{1}{8}$ 7-1.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

1-1. Output Resistor Divider Selection									
OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)							
1	10	15							
1.2	10	10							
1.5	15	10							
1.8	20	10							
2.5	31.6	10							
3.3	45.3	10							
3.3	22.6	4.99							
5	73.2	10							
5	36.5	4.99							

表 7-1 Output Resistor Divider Selection

7.3.2 Enable and Adjusting Undervoltage Lockout

The EN1/2/3 pin provides electrical on/off control of the device. After the EN1/2/3 pin voltage exceeds the threshold voltage, the device starts operation. If each ENx pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low lq state.

The EN pin has an internal pull-up current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 500mV. If an application requires a higher UVLO threshold on the VIN pin, then the ENx pin can be configured as shown in 🗵 7-2. When using the external UVLO function it is recommended to set the hysteresis to be greater than 500mV.

The EN pin has a small pull-up current Ip which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function because it increases by In after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using 方程式 2 and 方程式 3.

$$R_{1} = \frac{V_{START} \left(\frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{P} \left(1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_{h}}$$
(2)

$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1} \left(I_{h} + I_{p} \right)}$$
(3)

where

- I_h= 3 μA
 I_p= 3.6 μA
 V_{ENRISING}= 1.2 V
- V_{ENFALLING}= 1.15 V






图 7-2. Adjustable VIN Undervoltage Lockout

7.3.3 Soft-Start Time

The voltage on the SS1 pin controls the start-up of buck1 output. When the voltage on the SS1 pin is less than the internal 0.6-V reference, The TPS65262 regulates the internal feedback voltage to the voltage on the SS1 pin instead of 0.6V, allowing VOUT to rise smoothly from 0V to its regulated voltage without inrush current. The device has an internal pull-up current source of $5\mu\text{A}$ (typical) that charges an external soft-start capacitor to provide a linear ramping voltage at SS1 pin.

Buck1's soft-start time can be calculated approximately by 方程式 4.

Buck2 and Buck3 have fixed 1-ms soft start time.

$$Tss(ms) = Css(nF) \times \left(\frac{0.6V}{5\mu A}\right)$$
 (4)

7.3.4 Power-Up Sequencing

TPS65262 features a comprehensive sequencing circuit for the three bucks. If MODE pin driving to high, three buck start up and shutdown in sequences according to different Buck enable pin setup. If MODE pin ties low to ground, three buck on/off were separately controlled by three enable pins.

7.3.4.1 External Power Sequencing

The TPS65262 has dedicated enable pin for each converter. The converter enable pins are biased by a current source that allows for easy sequencing by the addition of an external capacitor. Disabling the converter with an active pull-down transistor on the ENx pin allows for a predictable power-down timing operation.

7-3 shows the timing diagram of a typical buck power-up sequence with connecting a capacitor at ENx pin.

A typical 1.4-µA current is charging ENx pin from input supply. When ENx pin voltage rise to typical 0.4 V, the internal V7V LDO turns on. A 3.6-µA pullup current is sourcing ENx. After ENx pin voltage reaches to 1.2 V typical, 3-µA hysteresis current sources to the pin to improve noise sensitivity. If all output voltages are in the regulation, PGOOD is asserted after PGOOD deglitch time.

ent Feedback Copyright © 2023 Texas Instruments Incorporated






图 7-3. Startup Power Sequence

7.3.4.2 Automatic Power Sequencing

The TPS65262 starts with a predefined power-up and power-down sequence when MODE pin driven to high. As shown in 表 7-2, the sequence is dictated by the different combinations of EN1 and EN2 status. EN3 is used to start/stop the converters. Buck2 and buck3 are identical converters and can be swapped in the system operation to allow for additional sequencing stages. 图 7-4 shows the power sequencing when EN1 and EN2 are pulled up high.

表 7-2. Power Sequencing

	MODE	EN1	EN2	EN3	Start Sequencing	Shutdown Sequencing						
	High	High	High	Used to start/stop	Buck1→buck2→buck3	Buck3→buck2→buck1						
Automatic Power	High			bucks in	Buck2→buck1→buck3	Buck3→buck1→buck2						
Sequencing	High	High	Low	sequence	Buck2→buck3→buck1	Buck1→buck3→buck2						
	High	Low	Low	Reserved	Reserved	Reserved						
Externally controlled sequencing	Low	Used to start/ stop buck1	Used to start/ stop buck2	Used to start/stop buck3	Х	Х						




图 7-4. Automatic Power Sequencing

7.3.5 V7V Low Dropout Regulator and Bootstrap

Power for the high-side and low-side MOSFET drivers and most other internal circuitry is derived from the V7V pin. The internal built-in low dropout linear regulator (LDO) supplies 6.3 V (typical) from VIN to V7V. A 10-µF ceramic capacitor must be connected from V7V pin to power ground.

If the input voltage, VIN decreases to UVLO threshold voltage, the UVLO comparator detects V7V pin voltage and forces the converter off.

Each high-side MOSFET driver is biased from the floating bootstrap capacitor, CB, shown in <a>8 7-5, which is normally recharged during each cycle through an internal low-side MOSFET or the body diode of low-side MOSFET when the high-side MOSFET turns off. The boot capacitor is charged when the BST pin voltage is less than VIN and BST-LX voltage is below regulation. The recommended value of this ceramic capacitor is 47 nF. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10V or higher is recommended because of the stable characteristics over temperature and voltage. Each low-side MOSFET driver is powered from V7V pin directly.

To improve drop out, the device is designed to operate at 100% duty cycle as long as the BST to LX pin voltage is greater than the BST-LX UVLO threshold, which is typically 2.1 V. When the voltage between BST and LX drops below the BST-LX UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged.




图 7-5. V7V Linear Dropout Regulator and Bootstrap Voltage Diagram

7.3.6 Out-of-Phase Operation

To reduce input ripple current, the switch clock of buck1 is 180° out-of-phase from the clock of buck2 and buck3. This enables the system having less input current ripple to reduce input capacitors' size, cost, and EMI.

7.3.7 Output Overvoltage Protection (OVP)

The device incorporates an OVP circuit to minimize output voltage overshoot. When the output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the load can respond faster than the error amplifier. This leads to the possibility of an output overshoot. Each buck compares the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP threshold, the high-side MOSFET turns on at the next clock cycle.

7.3.8 PSM

The TPS65262 can enter high-efficiency PSM operation at light load current.

When a controller is enabled for PSM operation, the peak inductor current is sensed and compared with 230-mA current typically. Because the integrated current comparator catches the peak inductor current only, the average load current entering PSM varies with the applications and external output filters. In PSM, the sensed peak inductor current is clamped at 230 mA.

When a controller operates in PSM, the inductor current is not allowed to reverse. The reverse current comparator turns off the low-side MOSFET when the inductor current reaches zero, preventing it from reversing and going negative.



$$IL_{PEAK} = 230mA + \frac{vin - vout}{L} \times tdly$$
 (5)

After the charge accumulated on Vout capacitor is more than loading need, COMP pin voltage drops to low voltage driven by error amplifier. There is an internal comparator at COMP pin. If comp voltage is lower than 0.35V, power stage stops switching to save power.




图 7-6. PSM Current Comparator

7.3.9 Slope Compensation

To prevent the sub-harmonic oscillations when the device operates at duty cycles greater than 50%, the device adds built-in slope compensation, which is a compensating ramp to the switch current signal.

7.3.10 Overcurrent Protection

The device is protected from over current conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

7.3.10.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle by cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the current reference, the high-side switch is turned off.

7.3.10.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET can also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 0.5 ms shown in $\boxed{8}$ 7-7, the device will shut down itself and restart after the hiccup time 14ms. The hiccup mode helps to reduce the device power dissipation under severe overcurrent condition.

Product Folder Links: TPS65262

Copyright © 2023 Texas Instruments Incorporated




图 7-7. Overcurrent Protection

7.3.11 Power Good

The PGOOD pin is an open drain output. After feedback voltage of each buck is between 95% (rising) and 105% (falling) of the internal voltage reference, the PGOOD pin pull-down is de-asserted and the pin floats. It is recommended to use a pull-up resistor between the values of 10 and 100 k Ω to a voltage source that is 5.5 V or less. The PGOOD is in a defined state after the VIN input voltage is greater than 1 V, but with reduced current sinking capability. The PGOOD achieves full current sinking capability after the VIN input voltage is above UVLO threshold, which is 4.25 V.

The PGOOD pin is pulled low when any feedback voltage of buck is lower than 92.5% (falling) or greater than 107.5% (rising) of the nominal internal reference voltage. Also, the PGOOD is pulled low, if the input voltage is under-voltage locked up, thermal shutdown is asserted, the EN pin is pulled low or the converter is in a soft-start period.

7.3.12 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power up sequence when the junction temperature drops below 140°C typically.

		0.1.0.0.00
PART NUMBER	DESCRIPTION	COMMENTS
TPS65261	4.5- to 18-V, triple buck with input voltage power failure indicator	Triple buck 3-A/2-A/2-A output current, features an open drain RESET signal to monitor power down, automatic power sequencing
TPS65263	4.5- to 18-V, triple buck with I ² C interface	Triple buck 3-A/2-A/2-A output current, I2C controlled dynamic voltage scaling (DVS)
TPS65287	4.5- to 18-V, triple buck with power switch and push button control	Triple buck 3-A/2-A/2-A output current, up to 2.1-A USB power with over current setting by external resistor, push button control for intelligent system power-on/power-off operation
TPS65288	4.5- to 18-V, triple buck with dual power switches	Triple buck 3-A/2-A output current, 2 USB power switches current limiting at typical 1.2 A (0.8/1.0/1.4/1.6/1.8/2.0/2.2 A available with manufacture trim options)

表 7-3. Related Parts

7.4 Device Functional Modes

7.4.1 Operation With V_{IN} < 4.5 V (Minimum V_{IN})

The device operates with input voltages above 4.5 V. The maximum UVLO voltage is 4.5 V and operates at input voltages above 4.5 V. The typical UVLO voltage is 4.25 V, and the device can operate at input voltages above that point. The device also can operate at lower input voltages; the minimum UVLO voltage is 4 V (rising) and 3.5 V (falling). At input voltages below the UVLO minimum voltage, the device does not operate.

7.4.2 Operation With EN Control

The enable rising edge threshold voltage is 1.2 V typical and 1.26 V maximum. With EN held below that voltage, the device is disabled and switching is inhibited. The IC quiescent current is reduced in this state. When the input voltage is above the UVLO threshold and the EN voltage is increased above the rising edge threshold, the device becomes active. Switching is enabled, and the soft-start sequence is initiated. The device starts at the soft-start time determined by the external soft start capacitor as shown in 8.8 to 8.8.

7.4.3 Operation at Light Loads

The device is designed to operate in high-efficiency PSM under light load conditions. Pulse skipping is initiated when the switch current falls to 0.23 A. During pulse skipping, the low-side FET is turned off. The switching node (LX) waveform takes on the characteristics of DCM operation and the apparent switching frequency decreases as shown in 8-9, 8-11, and 8-13.

Product Folder Links: TPS65262

Copyright © 2023 Texas Instruments Incorporated

8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

The device is triple-synchronous, step-down DC/DC converter with dual LDOs. The device is typically used to convert a higher DC voltage to lower DC voltages with continuous available output current of 3 A/1 A/1 A. The following design procedure can be used to select component values for the TPS65262. This section presents a simplified discussion of the design process.

8.2 Typical Application




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

This example details the design of a triple-synchronous step-down converter. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, start with the following known parameters shown in ₹ 8-1.



表 8-1.	Design	Parameters
--------	--------	-------------------

PARAMETER	VALUE
Vout1	1.2 V
lout1	3 A
Vout2	1.8 V
lout2	1 A
Vout3	3.3 V
lout3	1 A
Buck1 transient response 1-A load step	±5%
Buck2, buck3 transient response 0.5-A load step	±5%
Input voltage	12 V normal, 4.5 to 18 V
Output voltage ripple	±1%
Switching frequency	600 kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Output Inductor Selection

To calculate the value of the output inductor, use 方程式 6. LIR is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, LIR is normally from 0.1 to 0.3 for the majority of applications.

$$L = \frac{V_{\text{inmax}} - V_{\text{out}}}{I_{\text{o}} \times \text{LIR}} \times \frac{V_{\text{out}}}{V_{\text{inmax}} \times f_{\text{sw}}}$$
(6)

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from 方程式 8 and 方程式 9.

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L} \times \frac{V_{out}}{V_{inmax} \times f_{sw}}$$
(7)

$$I_{Lrms} = \sqrt{I_{O}^{2} + \frac{\left(\frac{V_{out} \times (V_{inmax} - V_{out})}{V_{inmax} \times L \times f_{sw}}\right)^{2}}{12}}$$
(8)

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2}$$
 (9)

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated

8.2.2.2 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator cannot. This situation can occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. 方程式 10 shows the minimum output capacitance necessary to accomplish this.

$$C_{o} = \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}}$$
(10)

Where Δ lout is the change in output current, $f_{\rm sw}$ is the regulator's switching frequency and Δ Vout is the allowable change in the output voltage.

方程式 11 calculates the minimum output capacitance needed to meet the output voltage ripple specification.

$$C_{o} > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{oripple}}{I_{oripple}}}$$
(11)

where

- f_{sw} is the switching frequency
- V_{oripple} is the maximum allowable output voltage ripple
- I_{oripple} is the inductor ripple current

方程式 12 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

$$R_{esr} < \frac{V_{oripple}}{I_{oripple}}$$
 (12)

Additional capacitance de-ratings for aging, temperature and DC bias must be factored in which increases this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. 方程式 13 can be used to calculate the RMS ripple current the output capacitor needs to support.

$$I_{corms} = \frac{V_{out} \times (V_{inmax} - V_{out})}{\sqrt{12} \times V_{inmax} \times L \times f_{sw}}$$
(13)

8.2.2.3 Input Capacitor Selection

The TPS65262 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10 μ F of effective capacitance on the VIN input voltage pins. In some applications additional bulk capacitance can also be

Product Folder Links: TPS65262

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

25

required for the VIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of The TPS65262. The input ripple current can be calculated using 方程式 14.

$$I_{inrms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{inmin}} \times \frac{\left(V_{inmin} - V_{out}\right)}{V_{inmin}}}$$
(14)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using 方程式 15.

$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times 0.25}{C_{\text{in}} \times f_{\text{sw}}}$$
(15)

8.2.2.4 Loop Compensation

The TPS65262 incorporates a peak current mode control scheme. The error amplifier is a transconductance amplifier with a gain of 300 μ S. A typical type II compensation circuit adequately delivers a phase margin between 60° to 90°. C_b adds a high-frequency pole to attenuate high frequency noise when needed. To calculate the external compensation components, follow the following steps.

- 1. Switching frequency f_{sw} 600 kHz is appropriate for application depending on L and C sizes, output ripple, EMI, and so forth, also gives best trade-off between performance and cost.
- 2. Set up crossover frequency, f_c , which is typically between 1/5 and 1/20 of f_{sw} .
- 3. R_C can be determined by

$$R_{C} = \frac{2\pi \times fc \times Vo \times Co}{G_{m-EA} \times Vref \times G_{m-PS}}$$
(16)

Where G_{m_EA} is the error amplifier gain (300 μ S), G_{m_PS} is the power stage voltage to current conversion gain (7.4 A/V).

4. Calculate C_C by placing a compensation zero at or before the dominant pole $\left(fp = \frac{1}{C_o \times R_L \times 2\pi}\right)$.

$$C_{C} = \frac{R_{L} \times Co}{R_{C}} \tag{17}$$

5. Optional C_b can be used to cancel the zero from the ESR associated with C_O.

$$C_{b} = \frac{R_{ESR} \times Co}{R_{C}}$$
(18)

Product Folder Links: TPS65262

Copyright © 2023 Texas Instruments Incorporated








图 8-2. DC/DC Loop Compensation




8.2.3 Application Curves


 T_A = 25°C, VIN = 12 V, VOUT1 = 1.2 V, VOUT2 = 1.8 V, VOUT3 = 3.3 V, f_{SW} = 600 kHz (unless otherwise noted)




















图 8-33. Thermal Signature of TPS65262EVM EVM Condition 4 Layers, 64 mm × 69 mm, T_{Δ} = 30.5°C

VOUT2 = 1.8 V/0.5 A



Operating at VIN = 12 V VOUT1 = 1.2 V/3 A VOUT3 = 3.3 V/1 A VOUT2 = 1.8 V/1 A

图 8-34. Thermal Signature of TPS65262EVM EVM Condition 4 Layers, 64 mm × 69 mm, T_{Δ} = 30.5°C

8.3 Power Supply Recommendations

VOUT3 = 3.3 V/0.5 A

A wide 4.5- to 18-V input supply voltage range encompasses the most intermediate bus voltage operating off 5-, 9-, 12-, or 15-V power bus. The converter, with constant frequency peak current mode, is designed to simplify its application while giving designers options to optimize the system according to targeted applications.

8.4 Layout

8.4.1 Layout Guidelines

The TPS65262 supports a 2-layer PCB layout, shown in 88-35.

Layout is a critical portion of good power supply design. See 8-35 for a PCB layout example. The top contains the main power traces for VIN, VOUT, and LX. Also on the top layer are connections for the remaining pins of the TPS65262 and a large top side area filled with ground. The top layer ground area must be connected to the bottom layer ground using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS65262 device to provide a thermal path from the exposed thermal pad land to ground. The bottom layer acts as ground plane connecting analog ground and power ground.


For operation at full rated load, the top side ground area together with the bottom side ground plane must provide adequate heat dissipating area. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin must be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care must be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.

Because the LX connection is the switching node, the output inductor must be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground must use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components must be grounded to the analog ground path.

The FB and COMP pins are sensitive to noise so the resistors and capacitors must be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown.



8.4.2 Layout Example



- O 0.010-inch Diameter Thermal VIA to Ground Plane
- VIA to Ground Plane

图 8-35. PCB Layout

9 Device and Documentation Support

9.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.5 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 24-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65262RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65262	Samples
TPS65262RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65262	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 24-Apr-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65262RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS65262RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS65262RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 21-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65262RHBR	VQFN	RHB	32	3000	346.0	346.0	33.0
TPS65262RHBT	VQFN	RHB	32	250	210.0	185.0	35.0
TPS65262RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司