


具有 DCS-Control™ 的 TPS62090-Q1 3A 高效同步降压转换器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
 - 器件温度等级 1：-40°C 至 125°C 工作结温范围
 - 器件 HBM ESD 分类等级 H2
 - 器件 CDM ESD 分类等级 C6
- 2.5V 至 6V 输入电压范围
- DCS-Control™
- 转换器效率 95%
- 省电模式
- 20μA 工作静态电流
- 可实现最低压降的 100% 占空比
- 2.8MHz 和 1.4MHz 典型开关频率
- 可调输出电压：0.8V 至 V_{IN}
- 输出放电功能
- 可调软启动
- 断续短路保护
- 输出电压跟踪
- 宽输出电容值选择
- 采用 3mm × 3mm 16 引脚 QFN 封装
- 推出的新产品：[TPS62813-Q1](#) 采用具有可湿性侧面的 2mm × 3mm QFN 封装的 6V 降压转换器

2 应用

- 汽车应用
- 分布式电源
- 处理器电源
- 电池供电的应用



Copyright © 2016, Texas Instruments Incorporated

典型应用

3 说明


TPS62090Q 器件系列是一种高频同步降压转换器，经优化具有小解决方案尺寸和高效率，适用于电池供电型应用。为了更最大限度地提高效率，该系列转换器以 2.8MHz 至 1.4MHz 的标称开关频率在脉宽调制 (PWM) 模式下工作，并且会在轻负载电流条件下自动进入节能工作模式。当用于分布式电源和负载点调节时，这些器件允许对其他电压轨的电压进行跟踪，并且允许采用介于 10μF 至 150μF 范围内甚至更高的输出电容。通过使用 DCS-Control™ 拓扑，这些器件可实现出色的负载瞬态性能和精确的输出稳压。

输出电压启动斜坡由 SS 引脚控制，从而支持作为独立电源运行或采用跟踪配置。通过配置使能和电源正常引脚也有可能实现电源时序。在节能模式下，这些器件静态工作电流的典型值为 20μA。自动进入省电模式，并且在整个负载电流范围内以无缝方式保持高效率。

器件信息

| 器件型号 | 封装 ⁽¹⁾ | 封装尺寸 (标称值) |
|-----------|--------------------|-----------------|
| TPS62090Q | 四方扁平无引线 (QFN) (16) | 3.00mm × 3.00mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



效率

G004



Table of Contents

| | | | |
|--|----|--|----|
| 1 特性 | 1 | 8.1 Application Information..... | 13 |
| 2 应用 | 1 | 8.2 Typical Application..... | 13 |
| 3 说明 | 1 | 8.3 System Examples..... | 19 |
| 4 Revision History | 2 | 9 Power Supply Recommendations | 21 |
| 5 Pin Configuration and Functions | 3 | 10 Layout | 22 |
| 6 Specifications | 4 | 10.1 Layout Guidelines..... | 22 |
| 6.1 Absolute Maximum Ratings..... | 4 | 10.2 Layout Example..... | 22 |
| 6.2 ESD Ratings..... | 4 | 11 Device and Documentation Support | 23 |
| 6.3 Recommended Operating Conditions..... | 4 | 11.1 Device Support..... | 23 |
| 6.4 Thermal Information..... | 4 | 11.2 Documentation Support..... | 23 |
| 6.5 Electrical Characteristics..... | 5 | 11.3 接收文档更新通知..... | 23 |
| 6.6 Typical Characteristics..... | 6 | 11.4 支持资源..... | 23 |
| 7 Detailed Description | 8 | 11.5 Trademarks..... | 23 |
| 7.1 Overview..... | 8 | 11.6 Electrostatic Discharge Caution..... | 23 |
| 7.2 Functional Block Diagram..... | 8 | 11.7 术语表..... | 23 |
| 7.3 Feature Description..... | 9 | 12 Mechanical, Packaging, and Orderable Information | 23 |
| 7.4 Device Functional Modes..... | 11 | | |
| 8 Application and Implementation | 13 | | |


4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision B (December 2016) to Revision C (November 2021) | Page |
|--|-------------|
| • 更新了整个文档中的表格、图和交叉参考的编号格式..... | 1 |
| • 添加了 TPS62813-Q1 链接..... | 1 |

| Changes from Revision A (August 2013) to Revision B (December 2016) | Page |
|--|-------------|
| • 添加了引脚配置和功能部分、ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分..... | 1 |
| • Added CN and CP pin voltage..... | 4 |
| • Added typical value of V_H and V_L | 5 |
| • Added new graphs to the <i>Typical Characteristics</i> section..... | 6 |
| • Added Switching frequency curves for $V_{OUT} = 1\text{ V}$ and $V_{OUT} = 3.3\text{ V}$ | 6 |
| • Added <i>Enable and Disable (EN)</i> section..... | 9 |
| • Added Hiccup current limit during startup..... | 9 |
| • Added <i>Charge Pump (CP, CN)</i> section..... | 11 |
| • Updated <i>Input and Output Capacitor Selection</i> section..... | 16 |
| • Moved graphs from <i>Typical Characteristics</i> to <i>Application Curves</i> section..... | 17 |
| • Updated TPS62090Q Layout..... | 22 |

5 Pin Configuration and Functions



The exposed thermal pad is connected to AGND.

图 5-1. RGT Package 16-Pin QFN With Exposed Thermal Pad Top View

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------------------------|-----------------------------------|-------|----------------|------|
| Voltage ⁽²⁾ | PVIN, AVIN, FB, SS, EN, FREQ, VOS | - 0.3 | 7 | V |
| | SW, PG | - 0.3 | $V_{IN} + 0.3$ | |
| | CN, CP | -0.3 | $V_{IN} + 7$ | |
| Power Good sink current, PG | | | 1 | mA |
| Operating junction temperature, T_J | | - 40 | 150 | °C |
| Storage temperature, T_{stg} | | - 65 | 150 | °C |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.

6.2 ESD Ratings

| | | VALUE | UNIT |
|-------------|-------------------------|---|-------|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2500 |
| | | Charged-device model (CDM), per AEC Q100-011 | ±1500 |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

For additional information, see [# 8.1](#).

| | | MIN | MAX | UNIT |
|----------|--------------------------------|------|-----|------|
| V_{IN} | Input voltage | 2.5 | 6 | V |
| T_J | Operating junction temperature | - 40 | 125 | °C |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | TPS62090-Q1 | UNIT |
|-------------------------------|--|-------------|------|
| | | RGT (QFN) | |
| | | 16 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 45.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 58.9 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 19 | °C/W |
| ψ_{JT} | Junction-to-top characterization parameter | 1.1 | °C/W |
| ψ_{JB} | Junction-to-board characterization parameter | 19 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 4 | °C/W |

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

 $V_{IN} = 3.6\text{ V}$, $T_J = -40^\circ\text{C}$ to 125°C , typical values are at $T_J = 25^\circ\text{C}$ (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------------|--|--|--|--------|----------|------------------|
| SUPPLY | | | | | | |
| V_{IN} | Input voltage range | | 2.5 | | 6 | V |
| I_{QIN} | Quiescent current | Not switching, FB = FB +5 %, Into PVIN and AVIN | | 20 | | μA |
| I_{sd} | Shutdown current | Into PVIN and AVIN | | 0.6 | 5 | μA |
| UVLO | Undervoltage lockout threshold | V_{IN} falling | 2.1 | 2.2 | 2.3 | V |
| | Undervoltage lockout hysteresis | | | 200 | | mV |
| | Thermal shutdown | Temperature rising | | 150 | | $^\circ\text{C}$ |
| | Thermal shutdown hysteresis | | | 20 | | $^\circ\text{C}$ |
| CONTROL SIGNALS EN, FREQ | | | | | | |
| V_H | High level input voltage | $V_{IN} = 2.5$ to 6 V | 1 | 0.65 | | V |
| V_L | Low level input voltage | $V_{IN} = 2.5$ to 6 V | | 0.6 | 0.4 | V |
| I_{lkG} | Input leakage current | EN, FREQ = GND or V_{IN} | | 10 | 100 | nA |
| R_{PD} | Pulldown resistance | | | 400 | | k Ω |
| SOFT START | | | | | | |
| I_{SS} | Soft-start current | | 6.3 | 7.5 | 8.7 | μA |
| POWER GOOD | | | | | | |
| V_{th} | Power good threshold | Output voltage rising | | 95% | | |
| | | Output voltage falling | | 90% | | |
| V_L | Low level voltage | $I_{(sink)} = 1\text{ mA}$ | | | 0.4 | V |
| I_{PG} | PG sinking current | | | | 1 | mA |
| I_{lkG} | Leakage current | $V_{PG} = 3.6\text{ V}$ | | 10 | 200 | nA |
| POWER SWITCH | | | | | | |
| $R_{DS(on)}$ | High-side FET on-resistance | $I_{SW} = 500\text{ mA}$ | | 50 | | m Ω |
| | Low-side FET on-resistance | $I_{SW} = 500\text{ mA}$ | | 40 | | m Ω |
| I_{LIM} | High-side FET switch current limit | | 3.7 | 4.6 | 5.5 | A |
| f_s | Switching frequency | FREQ = GND, $I_{OUT} = 3\text{ A}$ | | 2.8 | | MHz |
| | | FREQ = VIN, $I_{OUT} = 3\text{ A}$ | | 1.4 | | MHz |
| OUTPUT | | | | | | |
| V_s | Output voltage | | 0.8 | | V_{IN} | V |
| R_{od} | Output discharge resistor | EN = GND, $V_{OUT} = 1.8\text{ V}$ | | 200 | | Ω |
| V_{FB} | Feedback regulation voltage | | | 0.8 | | V |
| V_{FB} | Feedback voltage accuracy ^{(1) (2)} | $V_{IN} \geq V_{OUT} + 1\text{ V}$ | $I_{OUT} = 1\text{ A}$, PWM mode | - 1.4% | 1.4% | |
| | | | $I_{OUT} = 0\text{ mA}$, FREQ = 2.8 MHz, $V_{OUT} \geq 0.8\text{ V}$, PFM mode | - 1.4% | 3% | |
| | | | $I_{OUT} = 0\text{ mA}$, FREQ = 1.4 MHz, $V_{OUT} \geq 1.2\text{ V}$, PFM mode | - 1.4% | 3% | |
| | | | $I_{OUT} = 0\text{ mA}$, FREQ = 1.4 MHz, $V_{OUT} < 1.2\text{ V}$, PFM mode | - 1.4% | 3.7% | |
| I_{FB} | Feedback input bias current | $V_{FB} = 0.8\text{ V}$ | | 10 | 100 | nA |
| V_{OUT} | Output voltage accuracy ⁽²⁾ | $V_{IN} \geq V_{OUT} + 1\text{ V}$, fixed output voltage, $f = 2.8\text{ MHz}$, $L = 0.47\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$ or $f = 1.4\text{ MHz}$, $L = 1\text{ }\mu\text{H}$, $C_{OUT} = 22\text{ }\mu\text{F}$ | $I_{OUT} = 1\text{ A}$, PWM mode | - 1.4% | 1.4% | |
| | | | $I_{OUT} = 0\text{ mA}$, FREQ = high and low, PFM mode | - 1.4% | 2.5% | |
| | Line regulation | $V_{OUT} = 1.8\text{ V}$, PWM operation | | 0.016% | | V |
| | Load regulation | $V_{OUT} = 1.8\text{ V}$, PWM operation | | 0.04% | | A |

(1) For output voltages < 1.2 V, use a $2 \times 22\text{ }\mu\text{F}$ output capacitance to achieve 3% output voltage accuracy.

(2) For more information, see [# 7.4.2](#).

6.6 Typical Characteristics




图 6-1. High-Side FET ON-Resistance vs Input Voltage




图 6-2. Quiescent Current vs Input Voltage




图 6-3. Switching Frequency vs Load Current




图 6-4. Switching Frequency vs Load Current




图 6-5. Frequency vs Input Voltage




图 6-6. Frequency vs Load Current




图 6-7. Frequency vs Load Current




图 6-8. Frequency vs Input Voltage




图 6-9. Frequency vs Load Current




图 6-10. Frequency vs Load Current




图 6-11. Frequency vs Input Voltage

7.3 Feature Description

7.3.1 Enable and Disable (EN)

The device is enabled by setting the EN pin to a logic high. Accordingly, shutdown mode is forced if the EN pin is pulled low with a shutdown current of typically 0.6 μA . In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 200 Ω discharges the output through the VOS pin smoothly. An internal pulldown resistor of 400 k Ω is connected to the EN pin when the EN pin is low. The pulldown resistor is disconnected when the EN pin is high.

7.3.2 Soft Start (SS) and Hiccup Current Limit During Start-Up

To minimize inrush current during start-up, the device has an adjustable soft start depending on the capacitor value connected to the SS pin. The device charges the soft-start capacitor with a constant current of typically 7.5 μA . The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The soft-start operation is complete when the voltage at the soft-start capacitor has reached typically 1.25 V. The soft-start time is calculated using [方程式 1](#). The larger the soft-start capacitor, the longer the soft-start time. The relation between soft-start voltage and feedback voltage is estimated using [方程式 2](#).


$$t_{\text{SS}} = C_{\text{SS}} \times \frac{1.25\text{V}}{7.5\mu\text{A}} \quad (1)$$

$$V_{\text{FB}} = \frac{V_{\text{SS}}}{1.56} \quad (2)$$

During start-up, the switch current limit is reduced to 1/3 (approximately 1.5 A) of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V, the current limit is released to its nominal value. The device provides a reduced load current of approximately 1.5 A when the output voltage is below typically 0.6 V. Due to this, a small or no soft-start time may trigger the short-circuit protection during start-up especially for larger output capacitors. This is avoided by using a larger soft-start capacitance to extend the soft-start time. See [节 7.3.4](#) for details of the reduced current limit during start-up. Leaving the soft-start pin floating sets the minimum start-up time (around 50 μs).

7.3.3 Voltage Tracking (SS)

The SS pin is externally driven by another voltage source to achieve output voltage tracking. The application circuit is shown in [图 7-1](#). The internal reference voltage follows the voltage at the SS pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The device achieves ratiometric or coincidental (simultaneous) output tracking, as shown in [图 7-2](#).



Copyright © 2017, Texas Instruments Incorporated

图 7-1. Output Voltage Tracking




图 7-2. Voltage Tracking Options

The R2 value should be set properly to achieve accurate voltage tracking by taking 7.5- μ A soft start-up current into account. 1 k Ω or smaller is a sufficient value for R2.

For decreasing the SS pin voltage, the device does not sink current from the output when the device is in power save mode. So the resulting decreases of the output voltage may be slower than the SS pin voltage if the load is light. When driving the SS pin with an external voltage, do not exceed the voltage rating of the SS pin which is 7 V.

7.3.4 Short-Circuit Protection (Hiccup Mode)

The device is protected against hard short circuits to GND and overcurrent events. This protection is implemented by a two-level short-circuit protection. During start-up and when the output is shorted to GND, the switch current limit is reduced to 1/3 of the typical current limit of 4.6 A. When the output voltage exceeds typically 0.6 V, the current limit is released to the nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limits are triggered 32 times, the device stops switching and starts a new start-up sequence after a typical delay time of 66 μ S passed by. The device continues in this cycle until the high current condition is released.

7.3.5 Output Discharge Function

To ensure the device starts up under the defined conditions, the output discharges through the VOS pin with a typical discharge resistor of 200 Ω whenever the device shuts down. This discharge happens when the device is disabled or if thermal shutdown, undervoltage lockout or short-circuit hiccup mode is triggered.

7.3.6 Power Good Output (PG)

The power good output is low when the output voltage is below the nominal value. The power good becomes high impedance once the output is within 5% of regulation. The PG pin is an open-drain output and is specified to typically sink up to 1 mA. This output requires a pullup resistor to be monitored properly. The pullup resistor cannot be connected to any voltage higher than the input voltage of the device. The PG output is low when the device is disabled, in thermal shutdown, or in UVLO. The PG output can be left floating if unused.

7.3.7 Frequency Set Pin (FREQ)

The FREQ pin is a digital logic input which sets the nominal switching frequency. Pulling this pin to GND sets the nominal switching frequency to 2.8 MHz and pulling this pin high sets the nominal switching frequency to 1.4 MHz. Because this pin changes the switching frequency, it also changes the on-time during PFM mode. At 1.4 MHz the on-time is twice the on-time as operating at 2.8 MHz. This pin has an active pulldown resistor of typically 400 k Ω . For applications where efficiency is of highest importance, a lower switching frequency should be selected. A higher switching frequency allows the use of smaller external components, faster load transient response, and lower output voltage ripple when using same L-C values.

7.3.8 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200-mV hysteresis.

7.3.9 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.

7.3.10 Charge Pump (CP, CN)

The CP and CN pins must attach to an external 10-nF capacitor to complete a charge pump for the gate driver. This capacitor must be rated for the input voltage. TI does not recommend connecting any other circuits to the CP or CN pins.

7.4 Device Functional Modes

7.4.1 Pulse Width Modulation Operation

At medium to heavy load currents, the device operates with PWM at a nominal switching frequency of 2.8 MHz or 1.4 MHz depending on the setting of the FREQ pin. As the load current decreases, the converter enters the power save mode operation reducing the switching frequency. The device enters power save mode at the boundary to discontinuous conduction mode (DCM).

7.4.2 Power Save Mode Operation

As the load current decreases, the converter enters power save mode operation. During power save mode, the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current while maintaining high efficiency. The power save mode is based on a fixed on-time architecture following 方程式 3. When operating at 1.4 MHz, the on-time is twice as long as the on-time for 2.8-MHz operation, resulting in larger output voltage ripple, as shown in 图 8-11 and 图 8-12, and slightly higher output voltage at no load, as shown in 图 8-8 and 图 8-9. To have the same output voltage ripple at 1.4 MHz during PFM mode, either the output capacitor or the inductor value must be increased. As an example, operating at 2.8 MHz using 0.47-μH inductor gives the same output voltage ripple as operating with 1.4 MHz using 1-μH inductor.

$$\begin{aligned}
 \text{ton}_{2.8\text{MHz}} &= \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times 360\text{ns} \\
 \text{ton}_{1.4\text{MHz}} &= \frac{V_{\text{OUT}}}{V_{\text{IN}}} \times 360\text{ns} \times 2 \\
 f &= \frac{2 \times I_{\text{OUT}}}{\text{ton}^2 \left(1 + \frac{V_{\text{IN}} - V_{\text{OUT}}}{V_{\text{OUT}}} \right) \times \frac{V_{\text{IN}} - V_{\text{OUT}}}{L}}
 \end{aligned} \tag{3}$$

In power save mode the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in 图 8-8 and 图 8-9. This effect is reduced by increasing the output capacitance or the inductor value. This effect is also reduced by programming the output voltage of the TPS62090Q lower than the target value. As an example, if the target output voltage is 3.3 V, then the TPS62090Q is programmed to 3.3 V - 0.8%. As a result the output voltage accuracy is now -2.2% to +2.2% instead of -1.4% to 3%. The output voltage accuracy in PFM operation is reflected in the 表 6.5 table and given for a 22-μF output capacitance.

7.4.3 Low-Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high-side MOSFET switch is constantly turned on which is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below the nominal regulation value is given by 方程式 4.

$$V_{\text{IN (min)}} = V_{\text{OUT}} + I_{\text{OUT}} \times (R_{\text{DS(on)}} + R_{\text{L}}) \tag{4}$$

Where

- $R_{DS(on)}$ = High side FET on-resistance
- R_L = DC resistance of the inductor

8 Application and Implementation


Note

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TPS62090-Q1 device is a high-frequency, synchronous, step-down converter optimized for small solution size, high efficiency, and is suitable for battery-powered applications.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Test Circuit

8.2.1 Design Requirements

表 8-1 是推荐用于图 8-1 测试电路的元件列表。

表 8-1. List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER |
|------------|-------------------------------------|--|
| TPS62090Q | High efficiency step-down converter | Texas Instruments |
| L1 | Inductor: 1 µH, 0.47 µH, 0.4 µH | Coilcraft XFL4020-102, XAL4020-401, TOKO DEF252012-R47 |
| C1 | Ceramic capacitor: 10 µF, 22 µF | (6.3-V, X5R, 0603), (6.3-V, X5R, 0805) |
| C2 | Ceramic capacitor: 22 µF | (6.3-V, X5R, 0805) |
| C3, C4 | Ceramic capacitor | Standard |
| R1, R2, R3 | Resistor | Standard |

8.2.2 Detailed Design Procedure

The first step in the design procedure is the selection of the output filter components. To simplify this process, 表 8-2 and 表 8-3 list possible inductor and capacitor value combinations.

表 8-2. Output Filter Selection (2.8-MHz Operation, FREQ = GND)

| INDUCTOR VALUE (μH) ⁽³⁾ | OUTPUT CAPACITOR VALUE (μF) ⁽²⁾ | | | | |
|---|---|------------------|----|-----|-----|
| | 10 | 22 | 47 | 100 | 150 |
| 0.47 | — | √ ⁽¹⁾ | √ | √ | √ |
| 1 | √ | √ | √ | √ | √ |
| 2.2 | — | — | — | — | — |
| 3.3 | — | — | — | — | — |

- (1) Typical application configuration. Other check marks indicate alternative filter combinations.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and - 50%.
- (3) Inductor tolerance and current de-rating is anticipated. The effective inductance varies by +20% and - 30%.

表 8-3. Output Filter Selection (1.4-MHz Operation, FREQ = V_{IN})

| INDUCTOR VALUE (μH) ⁽³⁾ | OUTPUT CAPACITOR VALUE (μF) ⁽²⁾ | | | | |
|---|---|------------------|----|-----|-----|
| | 10 | 22 | 47 | 100 | 150 |
| 0.47 | — | √ | √ | √ | √ |
| 1 | √ | √ ⁽¹⁾ | √ | √ | √ |
| 2.2 | √ | √ | √ | √ | √ |
| 3.3 | — | — | — | — | — |

- (1) Typical application configuration. Other check marks indicate alternative filter combinations.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance varies by +20% and - 50%.
- (3) Inductor tolerance and current de-rating is anticipated. The effective inductance varies by +20% and - 30%.

8.2.2.1 Inductor Selection

The inductor selection is affected by several parameters such as inductor-ripple current, output-voltage ripple, transition point into power save mode, and efficiency. See 表 8-4 for typical inductors.

表 8-4. Inductor Selection

| INDUCTOR VALUE | COMPONENT SUPPLIER | SIZE (L × W × H mm) | Isat / DCR |
|--------------------|-----------------------|---------------------|-------------------------|
| 0.6 μH | Coilcraft XAL4012-601 | 4 × 4 × 2.1 | 7.1 A / 9.5 m Ω |
| 1 μH | Coilcraft XAL4020-102 | 4 × 4 × 2.1 | 5.9 A / 13.2 m Ω |
| 1 μH | Coilcraft XFL4020-102 | 4 × 4 × 2.1 | 5.1 A / 10.8 m Ω |
| 0.47 μH | TOKO DFE252012 R47 | 2.5 × 2 × 1.2 | 3.7 A / 39 m Ω |
| 1 μH | TOKO DFE252012 1R0 | 2.5 × 2 × 1.2 | 3.0 A / 59 m Ω |
| 0.68 μH | TOKO DFE322512 R68 | 3.2 × 2.5 × 1.2 | 3.5 A / 37 m Ω |
| 1 μH | TOKO DFE322512 1R0 | 3.2 × 2.5 × 1.2 | 3.1 A / 45 m Ω |

In addition, the inductor must be rated for the appropriate saturation current and DC resistance (DCR). The inductor must be rated for a saturation current as high as the typical switch current limit, of 4.6 A or according to 方程式 5 and 方程式 6. 方程式 5 and 方程式 6 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency is taken from the 图 6.6 graphs or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$I_L = I_{OUT} + \frac{\Delta I_L}{2} \quad (5)$$

$$I_L = I_{OUT} + \frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right) \quad (6)$$

where

- f = Converter switching frequency (typical 2.8 MHz or 1.4 MHz)
- L = Selected inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as a conservative assumption)

Note

The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% must be added to cover for load transients during operation.

8.2.2.2 Input and Output Capacitor Selection

For best output and input voltage filtering, low-ESR (X5R or X7R) ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 10- μ F or larger input capacitor is recommended when FREQ = Low and a 22- μ F or larger when FREQ = High.

The output capacitor value can range from 10 μ F up to 150 μ F and beyond. Load transient testing and measuring the bode plot are good ways to verify stability with larger capacitor values. The recommended typical output capacitor value is 22 μ F (nominal) and can vary over a wide range as outline in the output filter selection table. For output voltages above 1.8 V, noise can cause duty cycle jitter. This does not degrade device performance. Using an output capacitor of 2×22 μ F (nominal) for output voltages >1.8 V avoids duty cycle jitter.

Ceramic capacitor have a DC-Bias effect, which has a strong influence on the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size and voltage rating.

8.2.2.3 Setting the Output Voltage

The output voltage is set by an external resistor divider according to [方程式 7](#), [方程式 8](#), and [方程式 9](#).

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right) \quad (7)$$

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 \text{ V}}{5 \mu\text{A}} \approx 160 \text{ k}\Omega \quad (8)$$

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8\text{V}} - 1\right) \quad (9)$$

When sizing R2, use a minimum of 5 μ A for the feedback current (I_{FB}) to achieve low quiescent current and acceptable noise sensitivity. Larger currents through R2 improve noise sensitivity and output voltage accuracy. A feed-forward capacitor is not required for proper operation.

8.2.3 Application Curves




图 8-2. Efficiency vs Load Current




图 8-3. Efficiency vs Load Current




图 8-4. Efficiency vs Load Current




图 8-5. Efficiency vs Load Current




图 8-6. Efficiency vs Load Current




图 8-7. Efficiency vs Load Current




图 8-8. Output Voltage vs Load Current




图 8-9. Output Voltage vs Load Current




图 8-10. PWM Operation




图 8-11. PFM Operation




图 8-12. PFM Operation




图 8-13. Load Sweep




图 8-14. Load Sweep











图 8-15. Start-Up




8.3 System Examples

图 8-22, 图 8-23, and 图 8-24 show additional circuits for varying voltage options.




Copyright © 2016, Texas Instruments Incorporated

图 8-22. 1.5-V Adjustable Version Operating at 2.8 MHz



Copyright © 2016, Texas Instruments Incorporated

图 8-23. 1.8-V Adjustable Version Operating at 1.4 MHz



Copyright © 2016, Texas Instruments Incorporated

图 8-24. 1.05-V Adjustable Version Operating at 1.4 MHz

9 Power Supply Recommendations

The power supply to the TPS62090-Q1 device must have a current rating according to the supply voltage, output voltage, and output current of the TPS62090-Q1 device.

10 Layout

10.1 Layout Guidelines

- TI recommends placing the input capacitor as close as possible to the IC pins PVIN and PGND.
- The VOS connection is noise sensitive and needs to be routed as short and directly to the output pin of the inductor.
- The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a single joint connection at the exposed thermal pad of the package. This minimizes switch node jitter.
- The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits.
- Refer to the [TPS62090EVM-063 Evaluation Module](#) (SLVU670) for an example of component placement, routing, and thermal design.

10.2 Layout Example




图 10-1. TPS62090Q Layout

11 Device and Documentation Support

11.1 Device Support

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- [Basic Calculation of a Buck Converter's Power Stage](#) (SLVA477)
- [Choosing an Appropriate Pull-up/Pull-down Resistor for Open Drain Outputs](#) (SLVA485)
- [How to Measure the Control Loop of DCS-Control™ Devices](#) (SLVA465)
- [Optimizing the TPS62090 Output Filter](#) (SLVA519)
- [Performing Accurate PFM Mode Efficiency Measurements](#) (SLVA236)
- [QFN/SON PCB Attachment](#) (SLUA271)
- [TPS62090EVM-063 Evaluation Module](#) (SLVU670)
- [Understanding the Absolute Maximum Ratings of the SW Node](#) (SLVA494)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

11.5 Trademarks

DCS-Control™ and TI E2E™ are trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TPS62090QRGTRQ1 | ACTIVE | VQFN | RGT | 16 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | SJG | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62090-Q1 :

- Catalog : [TPS62090](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS62090QRGTRQ1 | VQFN | RGT | 16 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62090QRGTRQ1 | VQFN | RGT | 16 | 3000 | 346.0 | 346.0 | 33.0 |

RGT 16

GENERIC PACKAGE VIEW


VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203495/1



| SIDE WALL METAL THICKNESS DIM A | |
|---------------------------------|----------|
| OPTION 1 | OPTION 2 |
| 0.1 | 0.2 |



4222419/D 04/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RGT0016C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:
85% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4222419/D 04/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司