











ZHCSFC5A - AUGUST 2016 - REVISED SEPTEMBER 2017

TPS549D22

# TPS549D22 1.5V 至 16V V<sub>IN</sub>、4.5V 至 22V V<sub>DD</sub>、40A 且具有全差分感应 功能和PMBus™的

# SWIFT™ 同步降压转换器

# 特性

- 输入电压范围 (PV<sub>IN</sub>): 1.5V 至 16V
- 输入偏置电压 (V<sub>DD</sub>) 范围: 4.5V 至 22V
- 输出电压范围: 0.6V 至 5.5V
- 集成式 2.9m $\Omega$  和 1.2m $\Omega$  功率 MOSFET, 持续输 出电流为 40A
- 电压基准 0.6V 至 1.2V(阶跃为 50mV),采用 VSEL 引脚
- ±0.5%, 0.9V<sub>REF</sub> 公差范围: -40°C 至 +125°C 结
- 真正的差分遥感放大器
- D-CAP3™控制环路,
- 自适应导通时间控制, 具有 8 种 PMBus™ 频 率: 315kHz、425kHz、550kHz、650kHz、 825kHz、900kHz、1.025MHz 和 1.125MHz
- 温度补偿和可编程电流限值,具有 R<sub>IIM</sub> 和 OC 钳
- 可选断续或闭锁 OVP 或 UVP
- 通过精确的 EN 实现的 VDD UVLO 外部调整
- 预偏置启动支持
- Eco-mode™和 FCCM 可供选择
- 全套故障保护和 PGOOD
- 标准 VOUT COMMAND 和 VOUT MARGIN (高 电平和低电平)
- 引脚捆绑和实时编程
- 故障报告和警告
- 针对所选命令的 NVM 备份
- 1MHz PMBus, 支持 PEC 和 SMB ALRT#
- 使用 TPS549D22 并借助 WEBENCH® 电源设计器 创建定制设计方案

# 2 应用

- 企业级存储、SSD、NAS
- 无线和有线通信基础设施
- 工业 PC、自动化、ATE、PLC、视频监控
- 企业服务器、交换机、路由器
- ASIC、SoC、FPGA、DSP 内核和 I/O 电源轨

### 3 说明

TPS549D22 器件是一款紧凑型单通道降压转换器,具 有自适应导通时间 D-CAP3 模式控制。该器件专为高 精度、高效率、快速瞬态响应、易于使用、外部组件较 少且空间受限的电源系统而设计。

该器件 采用 全差分感应和 TI 集成 FET, 高侧导通电 阻为 2.9m $\Omega$ ,低侧导通电阻为 1.2m $\Omega$ 。此外,该器件 还 具有 0.5% 的精度和 0.9V 基准电压,环境温度范围 介于 -40°C 和 +125°C 之间。其竞争 优势 包括: 极少 的外部组件数、精确的负载调节和线路调节、自动跳跃 或 FCCM 工作模式以及内部软启动控制。


TPS549D22 器件采用 7mm x 5mm、40 引脚、 LQFN-CLIP (RVF) 封装(RoHs 豁免)。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS549D22	LQFN-CLIP (40)	7.00mm × 5.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附







_	
	<b>—</b> .
	77.
	1

1 2	特性	8	Application and Implementation	
3 4	说明		8.2 Typical Application: TPS549D22 1.5-V to 16-1-V Output, 40-A Converter	V Input,
5	Pin Configuration and Functions	9 10	Power Supply RecommendationsLayout	
7	Specifications         5           6.1 Absolute Maximum Ratings         5           6.2 ESD Ratings         5           6.3 Recommended Operating Conditions         5           6.4 Thermal Information         6           6.5 Electrical Characteristics         6           6.6 Typical Characteristics         10           Detailed Description         14	11	10.1 Layout Guidelines	55 56 59 59 59
•	7.1 Overview       14         7.2 Functional Block Diagram       15         7.3 Feature Description       15         7.4 Device Functional Modes       19         7.5 Programming       19	12	11.5 商标	59 59 60

# 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

# Changes from Original (August 2016) to Revision A □ 已更改 将封装名称纠正为"LQFN-CLIP" □ 添加了 WEBENCH 的链接 □ Added MIN and MAX values for VDD UVLO rising threshold □ Added MIN and MAX for all Soft Start settings and table notes 3 and 4 in Electrical Characteristics □ Changed V<sub>OUT</sub> = 5 V to V<sub>OUT</sub> = 5.5 V for Figure 24 □ Added note 2 for "Allowable Mode Selection" table □ Added Application Workaround to Support 4-ms and 8-ms SS Settings □ Added Figure 27 and Figure 28 □ Added "programmable" between "1-ms" and "delay" □ Added "programmable" between "1-ms" and "delay" □ Changed 0, 1, 4 from "R/W" to "R" in ON\_OFF CONFIG figure and table □ Deleted duplicative STATUS\_BYTE table and figure □ Changed "286" to "2.86" in Minimum Output Capacitance to Ensure Stability subsection □ Changed "1.6 µs" to "1.538 µs"; "150 ns" to "300 ns"; and "963 µF" to "969 µF" in Response to a Load Transient □ 48



# 5 Pin Configuration and Functions

### RVF Package 40-Pin LQFN-CLIP With Thermal Pad Top View



# **Pin Functions**

PIN		I/O/P <sup>(1)</sup>	DESCRIPTION		
NAME	NO.	I/O/P(·/	DESCRIPTION		
AGND	30	G	Ground pin for internal analog circuits.		
воот	5	Р	Supply rail for high-side gate driver (boot terminal). Connect boot capacitor from this pin to SW node. Internally connected to BP via bootstrap PMOS switch.		
BP	31	0	LDO output		
DRGND	29	Р	Internal gate driver return.		
EN_UVLO	4	I	Enable pin that can turn on the DC/DC switching converter. Use also to program the required PVIN UVLO when PVIN and VDD are connected together.		
ADDR	32	1	Program device address and SKIP or FCCM mode.		
ILIM	36	I/O	Program overcurrent limit by connecting a resistor to ground.		
MODE	34	I	Mode selection pin. Select the control mode (DCAP3 or DCAP), and soft-start timing selection.		
NC	27		No connect.		
PGND	13, 14, 15, 16, 17, 18, 19, 20	Р	Power ground of internal FETs.		
PGOOD	35	0	Open drain power good status signal.		
PMB_CLK	3	I	Clock input for the PMBus interface.		
PMB_DATA	2	I/O	Data I/O for the PMBus interface.		
PVIN	21, 22, 23, 24, 25, 26	Р	Power supply input for integrated power MOSFET pair.		
RSN	38	I	Inverting input of the differential remote sense amplifier.		
RSP	39	I	Non-inverting input of the differential remote sense amplifier.		
RESV_TRK	37	1	Do not connect.		
SMB_ALRT#	1	0	Alert output for the PMBus interface.		
SW	6 , 7, 8, 9, 10, 11, 12	I/O	Output switching terminal of power converter. Connect the pins to the output inductor.		
VDD	28	Р	Controller power supply input.		
VOSNS	40	I	Output voltage monitor input pin.		
VSEL	33	ı	Program the initial start-up and or reference voltage without feedback resistor dividers (from 0.6 V to 1.2 V in 50-mV increments).		

(1) I = input, O = output, G = GND



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

	-		MIN	MAX	UNIT
	PVIN		-0.3	25	
	VDD		-0.3	25	
	BOOT		-0.3	34	
	DOOT to CW	DC	-0.3	7.7	
	BOOT to SW	< 10 ns	-0.3	9.0	
	PMB_CLK, PMB_DATA		-0.3	6	V
	EN_UVLO, VOSNS, MODE, ADDR, ILIM		-0.3	7.7	
	RSP, RESV_TRK, VSEL		-0.3	3.6	
	RSN		-0.3	0.3	
	PGND, AGND, DRGND		-0.3	0.3	
	CW	DC	-0.3	25	
	SW	< 10 ns	-5	27	
Output voltage	PGOOD, BP		-0.3	7.7	V
Output voltage	SMB_ALRT#, PMB_	DATA	-0.3	6	V
Junction temperature	e, T <sub>J</sub>		<b>-</b> 55	150	°C
Storage temperature	e, T <sub>stg</sub>		-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	PVIN		1.5	16	
	VDD		4.5	22	
	BOOT		-0.1	24.5	
	BOOT to SW	DC	-0.1	6.5	
	BOOT 10 SW	< 10 ns	-0.1	7	
Input voltage	PMB_CLK, PMB_DATA		-0.1	5.5	V
input voitage	EN_UVLO, VOSNS, MODE, ADDR, ILIM		-0.1	5.5	
	RSP, RESV_TRK, VSEL		-0.1	3.3	
	RSN	-0.1	0.1		
	PGND, AGND, DRG	ND	-0.1	0.1	
	CVA	DC	-0.1	18	
	SW	< 10 ns	-5	27	
Output voltage	PGOOD, BP		-0.1	7	V
Output voltage	SMB_ALRT#, PMB_	DATA	-0.1	5.5	V
Junction temperature	e, T <sub>J</sub>		-40	125	°C

<sup>(2)</sup> All voltage values are with respect to the network ground terminal unless otherwise noted.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

		TPS549D22	
	THERMAL METRIC <sup>(1)</sup>	RVF (LQFN-CLIP)         UNIT           (40 PINS)         *C/W           sistance         18.3         *C/W           nce         3.6         *C/W           parameter         0.96         *C/W	
		(40 PINS)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	3.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.96	°C/W
ΨЈВ	Junction-to-board characterization parameter	3.6	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	0.6	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics

over operating free-air temperature range,  $V_{VDD}$  = 12 V,  $V_{EN\_UVLO}$  = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
MOSFET ON-R	ESISTANCE (R <sub>DS(on)</sub> )				-	
5	High-side FET	$(V_{BOOT} - V_{SW}) = 5 \text{ V}, I_D = 25 \text{ A}, T_J = 25^{\circ}\text{C}$		2.9		mΩ
R <sub>DS(on)</sub>	Low-side FET	V <sub>VDD</sub> = 5 V, I <sub>D</sub> = 25 A, T <sub>J</sub> = 25°C		1.2		mΩ
INPUT SUPPLY	AND CURRENT					
$V_{VDD}$	VDD supply voltage	Nominal VDD voltage range	4.5		22	V
I <sub>VDD</sub>	VDD bias current	No load, power conversion enabled (no switching), T <sub>A</sub> = 25°C,		2		mA
I <sub>VDDSTBY</sub>	VDD standby current	No load, power conversion disabled, T <sub>A</sub> = 25°C		700		μΑ
UNDERVOLTA	GE LOCKOUT					
V <sub>VDD_UVLO</sub>	VDD UVLO rising threshold		4.23	4.25	4.34	V
V <sub>VDD_UVLO(HYS)</sub>	VDD UVLO hysteresis			0.2		V
V <sub>EN_ON_TH</sub>	EN_UVLO on threshold		1.45	1.6	1.75	V
V <sub>EN_HYS</sub>	EN_UVLO hysteresis		270	300	340	mV
I <sub>EN_LKG</sub>	EN_UVLO input leakage current	V <sub>EN_UVLO</sub> = 5 V	-1	0	1	μΑ
INTERNAL REI	FERENCE VOLTAGE AND RAN	IGE				
V <sub>INTREF</sub>	Internal REF voltage			900.4		mV
V <sub>INTREFTOL</sub>	Internal REF voltage tolerance	-40°C ≤ T <sub>J</sub> ≤ 125°C	-0.5%		0.5%	
V <sub>INTREF</sub>	Internal REF voltage range		0.6		1.2	V
OUTPUT VOLT	AGE					
V <sub>IOS_LPCMP</sub>	Loop comparator input offset voltage <sup>(1)</sup>		-2.5		2.5	mV
I <sub>RSP</sub>	RSP input current	V <sub>RSP</sub> = 600 mV	-1		1	μΑ
I <sub>VO(dis)</sub>	VO discharge current	V <sub>VO</sub> = 0.5 V, power conversion disabled	8	12		mA
DIFFERENTIAL	REMOTE SENSE AMPLIFIER					
f <sub>UGBW</sub>	Unity gain bandwidth <sup>(1)</sup>		5	7		MHz
A <sub>0</sub>	Open loop gain <sup>(1)</sup>		75			dB
SR	Slew rate <sup>(1)</sup>			±4.7		V/µsec
V <sub>IRNG</sub>	Input range <sup>(1)</sup>		-0.2		1.8	V
V <sub>OFFSET</sub>	Input offset voltage <sup>(1)</sup>		-3.5		3.5	mV
INTERNAL BO	OT STRAP SWITCH					
V <sub>F</sub>	Forward voltage	V <sub>BP-BOOT</sub> , I <sub>F</sub> = 10 mA, T <sub>A</sub> = 25°C		0.1	0.2	V
I <sub>BOOT</sub>	VBST leakage current	V <sub>BOOT</sub> = 30 V, V <sub>SW</sub> = 25 V, T <sub>A</sub> = 25°C		0.01	1.5	μΑ

<sup>(1)</sup> Specified by design. Not production tested.



# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD} = 12 \text{ V}$ ,  $V_{EN\ UVLO} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TES	T CONDITION	MIN	TYP	MAX	UNIT
SWITCHING F	FREQUENCY						
				275	315	350	
f <sub>SW</sub>				380	425	475	
		490 550	550	615			
	\(\(\O_{\text{out}}\) = \(\text{top}\) = \(\text{top}\)	V 40 V V 41	/ T 0500	585	650	740	1.11=
	VO switching frequency <sup>(2)</sup>	$V_{IN} = 12 \text{ V}, V_{VO} = 1 \text{ V}$	7, 1 <sub>A</sub> = 25°C	740	825	930	kHz
				790	900	995	
				920	1025	1160	
	Minimum on time <sup>(1)</sup>		950	1125	1250		
ON(min)	Minimum on time <sup>(1)</sup>				60		ns
OFF(min)	Minimum off time <sup>(1)</sup>	DRVH falling to rising	)			300	ns
NODE, VSEL,	, ADDR DETECTION						
			Open		$V_{BP}$		
			$R_{LOW} = 187 \text{ k}\Omega$		1.9091		
			$R_{LOW} = 165 \text{ k}\Omega$		1.8243		
			$R_{LOW} = 147 \text{ k}\Omega$		1.7438		
			$R_{LOW} = 133 \text{ k}\Omega$		1.6725		
			$R_{LOW} = 121 \text{ k}\Omega$		1.6042		
			$R_{LOW} = 110 \text{ k}\Omega$		1.5348		
			$R_{LOW} = 100 \text{ k}\Omega$		1.465		
			$R_{LOW} = 90.9 \text{ k}\Omega$		1.3952		
			$R_{LOW}$ = 82.5 k $\Omega$		1.3245		
			$R_{LOW} = 75 \text{ k}\Omega$		1.2557		
			$R_{LOW} = 68.1 \text{ k}\Omega$		1.187		
			$R_{LOW} = 60.4 \text{ k}\Omega$		1.1033		
			$R_{LOW}$ = 53.6 k $\Omega$		1.0224		
			$R_{LOW} = 47.5 \text{ k}\Omega$		0.9436		
	MODE, VSEL, and ADDR	V <sub>BP</sub> = 2.93 V,	$R_{LOW} = 42.2 \text{ k}\Omega$		0.8695		
DETECT_TH	detection voltage	$R_{HIGH} = 100 \text{ k}\Omega$	$R_{LOW} = 37.4 \text{ k}\Omega$		0.7975		V
			$R_{LOW} = 33.2 \text{ k}\Omega$		0.7303		
			$R_{LOW} = 29.4 \text{ k}\Omega$		0.6657		
			$R_{LOW} = 25.5 \text{ k}\Omega$		0.5953		
			$R_{LO}W = 22.1 \text{ k}\Omega$		0.5303		
			$R_{LOW} = 19.1 \text{ k}\Omega$		0.4699		
			$R_{LOW} = 16.5 \text{ k}\Omega$		0.415		
			$R_{LOW} = 14.3 \text{ k}\Omega$		0.3666		
			$R_{LOW} = 12.1 \text{ k}\Omega$		0.3163		
			$R_{LOW} = 10 \text{ k}\Omega$		0.2664		
			$R_{LOW} = 7.87 \text{ k}\Omega$		0.2138		
			$R_{LOW} = 6.19 \text{ k}\Omega$		0.1708		
			$R_{LOW} = 4.64 \text{ k}\Omega$		0.1299		
			$R_{LOW} = 3.16 \text{ k}\Omega$		0.0898		
			$R_{LOW} = 1.78 \text{ k}\Omega$		0.0512		
			$R_{LOW} = 0 \Omega$		GND		

<sup>(2)</sup> Correlated with close loop EVM measurement at load current of 30 A.



# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD} = 12 \text{ V}$ ,  $V_{EN\ UVLO} = 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST C	ONDITION	MIN	TYP	MAX	UNIT
SOFT STAF	RT						
			$R_{MODE\_LOW} = 60.4 \text{ k}\Omega$	7	8 <sup>(3)</sup>	10	
	0-#	V <sub>OUT</sub> rising from 0 V to 95% of final set point,	$R_{MODE\_LOW} = 53.6 \text{ k}\Omega$	3.6	4 <sup>(4)</sup>	5.2	ma
t <sub>SS</sub>	Soft-start time	$R_{\text{MODE HIGH}} = 100 \text{ k}\Omega$	$R_{MODE\_LOW} = 47.5 \text{ k}\Omega$	1.6	2	2.8	ms
			$R_{MODE\_LOW} = 42.2 \text{ k}\Omega$	0.8	1	1.6	
POWER-ON	N DELAY						
		Delay from enable to swit	tching POD[2:0] = 000		256		
		Delay from enable to swit	tching POD[2:0] = 001		512		μs
		Delay from enable to swit	tching POD[2:0] = 010		1.024		
	Dower on delay time	Delay from enable to swit	tching POD[2:0] = 011		2.048		
t <sub>PODLY</sub>	Power-on delay time	Delay from enable to swi	tching POD[2:0] = 100		4.096		
		Delay from enable to swi	tching POD[2:0] = 101		8.192		ms
		Delay from enable to swi	tching POD[2:0] = 110		16.384		
		Delay from enable to swi	tching POD[2:0] = 111		32.768		
PGOOD CO	MPARATOR	1					
		PGOOD in from higher		105	108	111	
		PGOOD in from lower		89	92	95	
$V_{PGTH}$	PGOOD threshold	PGOOD out to higher			120	%V <sub>RE</sub>	
		PGOOD out to lower			68		
I <sub>PG</sub>	PGOOD sink current	V <sub>PGOOD</sub> = 0.5 V			6.9		mA
		Delay for PGOOD going in, PGD[2:0] = 000			256		
		Delay for PGOOD going			512		μs
	PGOOD delay time	Delay for PGOOD going in, PGD[2:0] = 010			1.024		
		Delay for PGOOD going in, PGD[2:0] = 011			2.048		
t <sub>PGDLY</sub>		Delay for PGOOD going in, PGD[2:0] = 100			4.096		
1 ODE1		Delay for PGOOD going in, PGD[2:0] = 101			8.192		ms
		Delay for PGOOD going in, PGD[2:0] = 110			16.384		
		Delay for PGOOD going in, PGD[2:0] = 111			131		
		Delay for PGOOD coming				2	μs
I <sub>PGLK</sub>	PGOOD leakage current	V <sub>PGOOD</sub> = 5 V		-1	0	1	<u>.</u> μΑ
	DETECTION	1 0000					
V <sub>ILM</sub>	V <sub>ILIM</sub> voltage range	On-resistance (R <sub>DS(on)</sub> ) se	ensina	0.1		1.2	V
12.11	0 0	$R_{LIM} = 130 \text{ k}\Omega$			40		А
		OC tolerance			±10% <sup>(5)</sup>		
		R <sub>LIM</sub> = 97.6 kΩ			30		А
I <sub>OCL_VA</sub>	Valley current limit threshold	OC tolerance			±15% (5)		
		$R_{LIM} = 64.9 \text{ k}\Omega$			20		А
		OC tolerance			±20%		
	Negative valley current limit	R <sub>LIM</sub> = 130 kΩ			-40		
I <sub>OCL_VA_N</sub>	threshold	$R_{LIM} = 97.6 \text{ k}\Omega$			-30		Α
		$R_{LIM} = 64.9 \text{ k}\Omega$			-20		
I <sub>CLMP_LO</sub>	Clamp current at V <sub>LIM</sub> clamp at lowest	$V_{\text{ILIM\_CLMP}} = 0.1 \text{ V}, T_{\text{A}} = 2$	25°C		6.25		Α
I <sub>CLMP_HI</sub>	Clamp current at V <sub>LIM</sub> clamp at highest	V <sub>ILIM_CLMP</sub> = 1.2 V, T <sub>A</sub> = 2	25°C		75		А
V <sub>ZC</sub>	Zero cross detection offset				0		mV

In order to use the 8-ms SS setting, follow the steps outlined in Application Workaround to Support 4-ms and 8-ms SS Settings.

In order to use the 4-ms SS setting, follow the steps outlined in *Application Workaround to Support 4-ms and 8-ms SS Settings*. Calculated from 20-A test data. Not production tested.




# **Electrical Characteristics (continued)**

over operating free-air temperature range,  $V_{VDD}$  = 12 V,  $V_{EN\_UVLO}$  = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PROTECTIO	NS AND OOB		1			
	DD 111/1 O (1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Wake-up		3.32		V
$V_{BPUVLO}$	BP UVLO threshold voltage	Shutdown		3.11		
V <sub>OVP</sub>	OVP threshold voltage	OVP detect voltage	117%	120%	123%	$V_{REF}$
tovpdly	OVP response time	100-mV over drive			1	μs
V <sub>UVP</sub>	UVP threshold voltage	UVP detect voltage	65%	68%	71%	$V_{REF}$
t <sub>UVPDLY</sub>	UVP delay filter delay time			1		ms
V <sub>OOB</sub>	OOB threshold voltage			8%		$V_{REF}$
		t <sub>SS</sub> = 1 ms		16		ms
4	Hiccup blanking time	$t_{SS} = 2 \text{ ms}$		24		ms
t <sub>HICDLY</sub>	піссир Біапкінд шпе	t <sub>SS</sub> = 4 ms		38		ms
		$t_{SS} = 8 \text{ ms}$		67		ms
BP VOLTAG	E		·			
V <sub>BP</sub>	BP LDO output voltage	$V_{IN} = 12 \text{ V}, 0 \text{ A} \le I_{LOAD} \le 10 \text{ mA},$		5.07		V
V <sub>BPDO</sub>	BP LDO dropout voltage	V <sub>IN</sub> = 4.5 V, I <sub>LOAD</sub> = 30 mA, T <sub>A</sub> = 25°C			365	mV
I <sub>BPMAX</sub>	BP LDO overcurrent limit	V <sub>IN</sub> = 12 V, T <sub>A</sub> = 25°C		100		mA
PMB_CLK ar	nd PMB_DATA INPUT BUFFER L	OGIC THRESHOLDS	·			
V <sub>IL-PMBUS</sub>	PMB_CLK and PMB_DATA low-level input voltage <sup>(1)</sup>				0.8	V
V <sub>IH-PMBUS</sub>	PMB_CLK and PMB_DATA high-level input voltage <sup>(1)</sup>		1.35			V
V <sub>HY-PMBUS</sub>	PMB_CLK and PMB_DATA hysteresis voltage <sup>(1)</sup>			150		mV
PMB_CLK ar	nd SMB_ALRT OUTPUT PULLDO	OWN				
V <sub>OL-PMBUS</sub>	PMB_DATA and SMB_ALRT low-level output voltage <sup>(1)</sup>	I <sub>SINK</sub> = 20 mA			0.4	٧
THERMAL S	HUTDOWN					-
т	Built-In thermal shutdown	Shutdown temperature	155	165		
T <sub>SDN</sub>	threshold <sup>(1)</sup>	Hysteresis			30	°C


# TEXAS INSTRUMENTS

# 6.6 Typical Characteristics






# **Typical Characteristics (continued)**




# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





### 7 Detailed Description

### 7.1 Overview

TPS549D22 device is a high-efficiency, single channel, FET-integrated, synchronous buck converter. It is suitable for point-of-load applications with 40 A or lower output current in storage, telecom, and similar digital applications. The device features proprietary D-CAP3 mode control combined with adaptive on-time architecture. This combination is ideal for building modern high/low duty ratio, ultra-fast load step response DC-DC converters.

TPS549D22 device has integrated MOSFETs rated at 40-A TDC.


The converter input voltage range is from 1.5 V up to 16 V, and the VDD input voltage range is from 4.5 V to 22 V. The output voltage ranges from 0.6 V to 5.5 V.

Stable operation with all ceramic output capacitors is supported, since the D-CAP3 mode uses emulated current information to control the modulation. An advantage of this control scheme is that it does not require phase compensation network outside which makes it easy to use and also enables low external component count. Adaptive on-time control tracks the preset switching frequency over a wide range of input and output voltage while increasing switching frequency as needed during load-step transient.

The default preset switching frequency for this device is 650 kHz. Switching frequency is also programmable from 8 preset values via PMBus interface. TPS549D22 supports digital communication via PMBus using standard interfacing pins, PMB\_CLK, PMB\_DATA and SMB\_ALRT#. The detailed PMBus features, capabilities and command sets of the TPS549D22 can be found in the *PMBus Programming section*.



### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

# 7.3 Feature Description

# 7.3.1 40-A FET

The TPS549D22 device is a high-performance, integrated FET converter supporting current rating up to 40 A thermally. It integrates two N-channel NexFET™ power MOSFETs, enabling high power density and small PCB layout area. The drain-to-source breakdown voltage for these FETs is 25 V DC and 27 V transient for 10 ns. Avalanche breakdown occurs if the absolute maximum voltage rating exceeds 27 V. In order to limit the switch node ringing of the device, it is recommended to add a R-C snubber from the SW node to the PGND pins. Refer to the *Layout Guidelines* section for the detailed recommendations.




# **Feature Description (continued)**

### 7.3.2 On-Resistance

The typical on-resistance ( $R_{DS(on)}$ ) for the high-side MOSFET is 2.9 m $\Omega$  and typical on-resistance for the low-side MOSFET is 1.2 m $\Omega$  with a nominal gate voltage ( $V_{GS}$ ) of 5 V.

### 7.3.3 Package Size, Efficiency and Thermal Performance

The TPS549D22 device is available in a 7 mm x 5 mm, LQFN-CLIP package with 40 power and I/O pins. It employs TI proprietary MCM packaging technology with thermal pad. With a properly designed system layout, applications achieve optimized safe operating area (SOA) performance. The curves shown in Figure 23 and Figure 24 are based on the orderable evaluation module design. (See SLUUBG4 to order the EVM).






Figure 23. Safe Operating Area

Figure 24. Safe Operating Area

### 7.3.4 Soft-Start Operation

In the TPS549D22 device the soft-start time controls the inrush current required to charge the output capacitor bank during startup. The device offers selectable soft-start options of 1 ms, 2 ms, 4 ms and 8 ms. When the device is enabled (either by EN or VDD UVLO), the reference voltage ramps from 0 V to the final level defined by VSEL pin strap configuration, in a given soft-start time. The TPS549D22 device supports several soft-start times between 1msec and 8msec selected by MODE pin configuration. Refer to MODE definition table for details.

### 7.3.5 V<sub>DD</sub> Supply Undervoltage Lockout (UVLO) Protection

The TPS549D22 device provides fixed VDD undervoltage lockout threshold and hysteresis. The typical VDD turn-on threshold is 4.25 V and hysteresis is 0.2 V. The VDD UVLO can be used in conjunction with the EN UVLO signal to provide proper power sequence to the converter design. UVLO is a non-latched protection.

### 7.3.6 EN\_UVLO Pin Functionality

The EN\_UVLO pin drives an input buffer with accurate threshold and can be used to program the exact required turn-on and turn-off thresholds for switcher enable, VDD UVLO or VIN UVLO (if VIN and VDD are tied together). If desired, an external resistor divider can be used to set and program the turn-on threshold for VDD or VIN UVLO.

Figure 25 shows how to program the input voltage UVLO using the EN UVLO pin.



### **Feature Description (continued)**




Figure 25. Programming the UVLO Voltage

### 7.3.7 Fault Protections

This section describes positive and negative overcurrent limits, overvoltage protections, out-of-bounds limits, undervoltage protections and over temperature protections.

# 7.3.7.1 Current Limit (ILIM) Functionality




Figure 26. Current Limit Resistance vs OCP Valley Overcurrent Limit

The ILIM pin sets the OCP level. Connect the ILIM pin to GND through the voltage setting resistor,  $R_{\text{ILIM}}$ . In order to provide both good accuracy and cost effective solution, TPS549D22 device supports temperature compensated internal MOSFET  $R_{\text{DS(on)}}$  sensing.



### **Feature Description (continued)**

Also, the TPS549D22 device performs both positive and negative inductor current limiting with the same magnitudes. The positive current limit normally protects the inductor from saturation that causes damage to the high-side FET and low-side FET. The negative current limit protects the low-side FET during OVP discharge.

The voltage between GND pin and SW pin during the OFF time monitors the inductor current. The current limit has 3000 ppm/°C temperature slope to compensate the temperature dependency of the on-resistance (R<sub>DS(on)</sub>). The GND pin is used as the positive current sensing node.

TPS549D22 device uses cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level.  $V_{ILIM}$  sets the valley level of the inductor current.

### 7.3.7.2 VDD Undervoltage Lockout (UVLO)

The TPS549D22 device has an UVLO protection function for the VDD supply input. The on-threshold voltage is 4.25 V with 200 mV of hysteresis. During a UVLO condition, the device is disabled regardless of the EN\_UVLO pin voltage. The supply voltage (V<sub>VDD</sub>) must be above the on-threshold to begin the pin strap detection.

# 7.3.7.3 Overvoltage Protection (OVP) and Undervoltage Protection (UVP)

The device monitors a feedback voltage to detect overvoltage and undervoltage. When the feedback voltage becomes lower than 68% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 1 ms, the device latches OFF both high-side and low-side MOSFETs drivers. The UVP function enables after soft-start is complete.

When the feedback voltage becomes higher than 120% of the target voltage, the OVP comparator output goes high and the circuit latches OFF the high-side MOSFET driver and turns on the low-side MOSFET until reaching a negative current limit. Upon reaching the negative current limit, the low-side FET is turned off and the high-side FET is turned on again for a minimum on-time. The TPS549D22 device operates in this cycle until the output voltage is pulled down under the UVP threshold voltage for 1 ms. After the 1-ms UVP delay time, the high-side FET is latched off and low-side FET is latched on. The fault is cleared with a reset of VDD or by retoggling the EN pin.

REFERENCE **OPERATING OVP DELAY** STARTUP OVP **SOFT-START VOLTAGE** 100 mV OD **OVP RESET** OVP **THRESHOLD RAMP THRESHOLD** (V<sub>REF</sub>) (µs) 1.2 × Internal 1.2 × Internal Internal Internal 1 **UVP**  $V_{REF}$  $V_{REF}$ 

Table 1. Overvoltage Protection Details

### 7.3.7.4 Out-of-Bounds Operation

The device has an out-of-bounds (OOB) overvoltage protection that protects the output load at a much lower overvoltage threshold of 8% above the target voltage. OOB protection does not trigger an overvoltage fault, so the device is not latched off after an OOB event. OOB protection operates as an early no-fault overvoltage-protection mechanism. During the OOB operation, the controller operates in forced PWM mode only by turning on the low-side FET. Turning on the low-side FET beyond the zero inductor current quickly discharges the output capacitor thus causing the output voltage to fall quickly toward the setpoint. During the operation, the cycle-by-cycle negative current limit is also activated to ensure the safe operation of the internal FETs.

### 7.3.7.5 Overtemperature Protection

TPS549D22 device has overtemperature protection (OTP) by monitoring the die temperature. If the temperature exceeds the threshold value (default value 165°C), TPS549D22 device is shut off. When the temperature falls about 25°C below the threshold value, the device turns on again. The OTP is a non-latch protection.



### 7.4 Device Functional Modes

### 7.4.1 DCAP3 Control Topology

The TPS549D22 employs an artificial ramp generator that stabilizes the loop. The ramp amplitude is automatically adjusted as a function of selected switching frequency ( $f_{SW}$ ) The ramp amplitude is a function of duty cycle ( $V_{OUT}$ -to- $V_{IN}$  ratio). Consequently, two additional pin-strap bits (ADDR[2:1]) are provided for fine tuning the internal ramp amplitude. The device uses an improved DCAP3 control loop architecture that incorporates a steady-state error integrator. The slow integrator improves the output voltage DC accuracy greatly and presents minimal impact to small signal transient response. To further enhance the small signal stability of the control loop, the device uses a modified ramp generator that supports a wider range of output LC stage.

### 7.4.2 DCAP Control Topology

For advanced users of this device, the internal DCAP3 ramp can be disabled using the MODE[4] pin strap bit. This situation requires an external RCC network to ensure control loop stability. Place this RCC network across the output inductor. Use a range between 10 mV and 15 mV of injected RSP pin ripple. If no feedback resistor divider network is used, insert a 10-k $\Omega$  resistor between the VOUT pin and the RSP pin.

### 7.5 Programming

### 7.5.1 Programmable Pin-Strap Settings

ADDR, VSEL and MODE. Description: a 1% or better 100-kΩ resistor is needed from BP to each of the three pins. The bottom resistor from each pin to ground (see **MODE**, **VSEL**, **ADDR DETECTION** section of the *Electrical Characteristics* table) in conjunction with the top resistor defines each pin strap selection. The pin detection checks for external resistor divider ratio during initial power up (VDD is brought down below approximately 3 V) when BP LDO output is at approximately 2.9 V.

### 7.5.1.1 Address Selection (ADDR) Pin

The TPS549D22 allows up to 16 different chip addresses for PMBus communication with the first 3 bits fixed as 001. The address selection process is defined by resistor divider ratio from BP pin to ADDR pin, and the address detection circuit will start to work only after the initial power up when VDD has risen above its UVLO threshold. lists all combinations of the address selections. The 1% or better tolerance resistors with typical temperature coefficient of ±100ppm/°C are recommended.

ADDR pin strap configuration also programs the light load conduction mode.



# **Programming (continued)**

# 7.5.1.2 VSEL Pin

VSEL pin strap configuration is used to program initial boot voltage value, hiccup mode and latch off mode. The initial boot voltage is used to program the main loop voltage reference point. VSEL voltage settings provide TI designated discrete internal reference voltages. Table 2 lists internal reference voltage selections.

**Table 2. Internal Reference Voltage Selections** 

VSEL[4]	VSEL[3]	VSEL[2]	VSEL[1]	VSEL[0]	$R_{VSEL}$ (k $\Omega$ ) <sup>(1)</sup>
	1111.	0.975 V		1: Latch-Off	Open
	1111:	0: Hiccup	187		
	1110. 1	1: Latch-Off	165		
	1110. 1	.1992 V		0: Hiccup	147
	1101.1	.1504 V		1: Latch-Off	133
	1101: 1	1.1504 V		0: Hiccup	121
	1100. 1	.0996 V		1: Latch-Off	110
	1100. 1	.0996 V		0: Hiccup	100
	1011.1	.0508 V		1: Latch-Off	90.9
	1011: 1	.0506 V		0: Hiccup	82.5
	1010-1	0000 \		1: Latch-Off	75
	1010. 1	.0000 V		0: Hiccup	68.1
	1001.0	).9492 V		1: Latch-Off	60.4
	1001: 0	).9492 V		0: Hiccup	53.6
	1000.0	).9023 V		1: Latch-Off	47.5
	1000. 0	).9023 V		0: Hiccup	42.2
	0111: 0	).9004 V		1: Latch-Off	37.4
	0111. 0	).9004 V		0: Hiccup	33.2
	0110-0	).8496 V		1: Latch-Off	29.4
	0110. 0	7.6496 V		0: Hiccup	25.5
	0101.0	) 9009 V		1: Latch-Off	22.1
	0101. 0	).8008 V		0: Hiccup	19.1
	0100.0	).7500 V		1: Latch-Off	16.5
	0100. 0	0.7500 V		0: Hiccup	14.3
	0011.0	) 6002 V		1: Latch-Off	12.1
	0011: 0.6992 V				10
	0040, 0.0504.V				7.87
0010: 0.6504 V				0: Hiccup	6.19
0004: 0 5006 V				1: Latch-Off	4.64
	0001: 0.5996 V				3.16
	0000	0.975 V		1: Latch-Off	1.78
	0000:	U.913 V		0: Hiccup	0

<sup>(1) 1%</sup> or better and connect to ground



### 7.5.1.3 DCAP3 Control and Mode Selection

The MODE pinstrap configuration programs the control topology and internal soft-start timing selections. The TPS549D22 device supports both DCAP3 and DCAP operation

MODE[4] selection bit is used to set the control topology. If MODE[4] bit is "0", it selects DCAP operation. If MODE[4] bit is "1", it selects DCAP3 operation.

MODE[1] and MODE[0] selection bits are used to set the internal soft-start timing

MODE[4]	MODE[3]	MODE[2]	MODE[1]	MODE[0]	$R_{MODE} (k\Omega)^{(1)}$			
			11: 8	ms <sup>(2)</sup>	60.4			
1. DCAD2			10: 4	ms <sup>(2)</sup>	53.6			
1: DCAP3	0: Internal Reference	0: Internal SS	01: 2 ms		47.5			
			00: 1 ms		42.2			
			11: 8	ms <sup>(2)</sup>	4.64			
0: DCAP			10: 4	ms <sup>(2)</sup>	3.16			
U. DCAP			01: 2 ms		1.78			
			00: 1	ms	0			

**Table 3. Allowable MODE Pin Selections** 

### 7.5.1.4 Application Workaround to Support 4-ms and 8-ms SS Settings

In order to properly design for 4-ms and 8-ms SS settings, additional application consideration is needed. The recommended application workaround to support the 4-ms and 8-ms soft-start settings is to ensure sufficient time delay between the VDD and EN\_UVLO signals. The minimum delay between the rising maximum VDD\_UVLO level and the minimum turnon threshold of EN\_UVLO is at least TDELAY\_MIN.

$$T_{DELAY\ MIN} = K \times V_{REF}$$

### where

- K = 9 ms/V for SS setting of 4 ms
- K = 18 ms/V for SS setting of 8 ms
- V<sub>RFF</sub> is the internal reference voltage programmed by VSEL pin strap

For example, if SS setting is 4 ms and  $V_{REF} = 1$  V, program the minimum delay at least 9 ms; if SS setting is 8 ms, the minimum delay should be programmed at least 18 ms. See Figure 27 and Figure 28 for detailed timing requirement. Because TPS549D22 is a PMBus device, the end user has the option of programming power-on delay (POD) as another workaround. Be sure to follow the same calculation to determine the required POD (see MFR\_SPECIFIC\_01 (address = D1h) and Table 25 for more information).




Figure 27. Proper Sequencing of V<sub>DD</sub> and EN\_UVLO to Support the Use of 4-ms SS Setting

(1)

<sup>(1) 1%</sup> or better and connect to ground

<sup>(2)</sup> See Application Workaround to Support 4-ms and 8-ms SS Settings.






Figure 28. Minimum Delay Between  $V_{\text{DD}}$  and EN\_UVLO to Support the Use of 4-ms and 8-ms SS settings

The workaround/consideration described previously is not required for SS settings of 1 ms and 2 ms.



### 7.5.2 Programmable Analog Configurations

### 7.5.2.1 RSP/RSN Remote Sensing Functionality

RSP and RSN pins are used for remote sensing purpose. In the case where feedback resistors are required for output voltage programming, the RSP pin should be connected to the mid-point of the resistor divider and the RSN pin should always be connected to the load return. In the case where feedback resistors are not required as when the VSEL programs the output voltage set point, the RSP pin should be connected to the positive sensing point of the load and the RSN pin should always be connected to the load return.

RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier. The feedback resistor divider should use resistor values much less than 100 k $\Omega$ .

### 7.5.2.1.1 Output Differential Remote Sensing Amplifier

The examples in this section show simplified remote sensing circuitry where each example uses an internal reference of 1 V. Figure 29 shows remote sensing without feedback resistors, with an output voltage set point of 1 V. Figure 30 shows remote sensing using feedback resistors, with an output voltage set point of 5 V.




Figure 29. Remote Sensing Without Feedback Resistors

Figure 30. Remote Sensing With Feedback Resistors

### 7.5.2.2 Power Good (PGOOD Pin) Functionality

The TPS549D22 device has power-good output that registers high when switcher output is within the target. The power-good function is activated after soft-start has finished. When the soft-start ramp reaches 300 mV above the internal reference voltage, SSend signal goes high to enable the PGOOD detection function. If the output voltage becomes within  $\pm 8\%$  of the target value, internal comparators detect power-good state and the power good signal becomes high after a 1-ms programmable delay. If the output voltage goes outside of  $\pm 16\%$  of the target value, the power good signal becomes low after two microsecond (2- $\mu$ s) internal delay. The open-drain power-good output must be pulled up externally. The internal N-channel MOSFET does not pull down until the VDD supply is above 1.2 V.



### 7.5.3 PMBus Programming

TPS549D22 has seven internal custom user-accessible 8-bit registers. The PMBus interface has been designed for program flexibility, supporting direct format for write operation. Read operations are supported for both combined format and stop separated format. While there is no auto increment/decrement capability in the TPS549D22 PMBus logic, a tight software loop can be designed to randomly access the next register independent of which register was accessed first. The start and stop commands frame the data packet and the repeat start condition is allowed when necessary.

### 7.5.3.1 TPS549D22 Limitations to the PMBUS Specifications

TPS549D22 only recognizes seven bit addressing. This means TPS549D22 is not compatible with ten bit addressing and CBUS communication. The device can operate in standard mode (100 kbit/s), fast mode (400 kbit/s) or faster mode (1000 kbit/s).

### 7.5.3.2 Slave Address Assignment

The seven bit slave address is  $001A_3A_2A_1A_0x$ , where  $A_3A_2A_1A_0$  is set by the ADDR pin on the device. Bit 0 is the data direction bit, i.e.  $001A_3A_2A_1A_00$  is used for write operation and  $001A_3A_2A_1A_01$  is used for read operation.

### 7.5.3.3 PMBUS Address Selection

TPS549D22 allows up to 16 different chip addresses for PMBus communication, with the first three bits fixed as 001. The address selection process is defined by the resistor divider ratio from BP pin to ADDR pin, and the address detection circuit will start to work only after VDD input supply has risen above its UVLO threshold. Table 4 lists the divider ratio and some example resistor values. The 1% tolerance resistors with typical temperature coefficient of ±100 ppm/°C are recommended. Higher performance resistors can be used if tighter noise margin is required for more reliable address detection.

### 7.5.3.4 Supported Formats

The supported formats are described in the following subsections.

### 7.5.3.4.1 Direct Format — Write

The simplest format for a PMBus write is direct format. After the start condition [S], the slave chip address is sent, followed by an eighth bit indicating a write. TPS549D22 then acknowledges that it is being addressed, and the master responds with an 8 bit register address byte. The slave acknowledges and the master sends the appropriate 8 bit data byte. Once again the slave acknowledges and the master terminates the transfer with the stop condition [P].

### 7.5.3.4.2 Combined Format — Read

After the start condition [S], the slave chip address is sent, followed by an eighth bit indicating a write. TPS549D22 then acknowledges that it is being addressed, and the master responds with an 8 bit register address byte. The slave acknowledges and the master sends the repeated start condition [Sr]. Once again, the slave chip address is sent, followed by an eighth bit indicating a read. The slave responds with an acknowledge followed by previously addressed 8 bit data byte. The master then sends a non-acknowledge (NACK) and finally terminates the transfer with the stop condition [P].

### 7.5.3.5 Stop Separated Reads

Stop-separated reads can also be used. This format allows a master to set up the register address pointer for a read and return to that slave at a later time to read the data. In this format the slave chip address followed by a write bit are sent after a start [S] condition. TPS549D22 then acknowledges it is being addressed, and the master responds with the 8-bit register address byte. The master then sends a stop or restart condition and may then address another slave. After performing other tasks, the master can send a start or restart condition to the TPS549D22 with a read command. The device acknowledges this request and returns the data from the register location that had been set up previously.



# **Table 4. ADDR Pin Selection Table**

	PMBus_Ad	СМ	RADDR ( $k\Omega$ ) (1% or better and connect to ground)		
,	_	_	_	1: FCCM	Open
1	1	1	1	0: SKIP	187
,	,	,		1: FCCM	165
1	1	1	0	0: SKIP	147
4	4	0		1: FCCM	133
1	1	0	1	0: SKIP	121
4	4	0	0	1: FCCM	110
1	1	0	0	0: SKIP	100
		_		1: FCCM	90.9
1	0	1	1	0: SKIP	82.5
		,		1: FCCM	75
1	0	1	0	0: SKIP	68.1
			1	1: FCCM	60.4
1	0	0		0: SKIP	53.6
		_	0	1: FCCM	47.5
1	0	0		0: SKIP	42.2
0	1		1	1: FCCM	37.4
0	1	1		0: SKIP	33.2
0	1	4	0	1: FCCM	29.4
0	1	1		0: SKIP	25.5
0	1	0	1	1: FCCM	22.1
0	1	U	ı	0: SKIP	19.1
0	1	0	0	1: FCCM	16.5
0	1	U	U	0: SKIP	14.3
0	0	4	1	1: FCCM	12.1
0	U	1	ı	0: SKIP	10
0	0	1	0	1: FCCM	7.87
U	U	1	U	0: SKIP	6.19
0	0	0	1	1: FCCM	4.64
U	U	U	ı	0: SKIP	3.16
0	0	0	0	1: FCCM	1.78
U	U	U	U	0: SKIP	0



# 7.5.3.6 Supported PMBUS Commands and Registers

Only the following PMBus commands are supported by TPS549D22, and not all parts of each command are supported.

**Table 5. PMBUS Command and Register Table** 

CMD CODE	COMMAND NAME	DESCRIPTION	NVM?	TYPE	No. of DATA BYTES	BIT PATTERN
1h	OPERATION	The OPERATION command is used to turn the unit on and off in conjunction with the input from the EN pin. It is also used to cause the device to set the output voltage to the upper or lower Margin voltages.	no	R/W Byte	1	00XX XX00 = Turn Off 1000 XX00 = Turn on (VOUT Margin off) 1001 0100 = Turn on (VOUT Margin Low, Ignore Fault) 1001 1000 = Turn on (VOUT Margin Low, Act on Fault) 1010 0100 = Turn on (VOUT Margin High, Ignore Fault) 1010 1000 = Turn on (VOUT Margin High, Act on Fault)
2h	ON_OFF_CONFIG	Configures the combination of EN pin input and serial bus commands needed to turn the unit on and off. This includes how the unit responds when power is applied.	yes	R/W Byte	1	0001 0011 = Act on neither OPERATION nor EN pin 0001 0111 = Act on EN pin and ignore OPERATION 0001 1011 = Act on OPERATION and ignore EN pin 0001 1111 = Act on OPERATION and Act on EN pin (requires both)
3h	CLEAR_FAULTS	Clears all fault status registers to 0x00 and deasserts SMBAlert. The "Unit is Off" bit in the status byte and "PGOOD# de-assertion" bit in the status word are not cleared when this command is issued.	no	Send Byte	0	No data. Write only.
10h	WRITE_PROTECT	Prevents unwanted writes to the device. This register can be over-written. This is not a permanent lock.	yes	R/W Byte	1	1000 0000 Only allow WRITE_PROTECT 0100 0000 Only allow WRITE_PROTECT and OPERATION 0010 0000 Only allow WRITE_PROTECT, OPERATION, ON_OFF_CONFIG and VOUT_COMMAND 0000 0000 Allow all writes
11h	STORE_DEFAULT_ALL	Copies Operating Memory to matching non-volatile Default Store Memory.	no	Send Byte	0	No data. Write only.
12h	RESTORE_DEFAULT_ALL	Restores all parameters from non-volatile Default Store Memory to Operating Memory	no	Send Byte	0	No data. Write only.
19h	CAPABILITY	This command provides a way for a host system to determine some key capabilities of a PMBus device, including PEC, Alert and Speed.	no	Read Byte	1	1101 0000 = PEC, 1MHz bus speed, ALERT
20h	VOUT_MODE	Hard coded to linear mode with exponent of -9.	no	Read Byte	1	000x xxxx = Linear format. 0001 0111 = Exponent value of -9 (1.953mV resolution)
21h	VOUT_COMMAND	Output voltage setpoint. DAC resolution is 1.9531mV and range is ~0.6V to ~1.200V	yes	R/W Word	2	0000 0001 0011 0011 = 0.5996V 0000 0010 0110 0110 = 1.1992V
25h	VOUT_MARGIN_HIGH	Sets the voltage to which the output is to be changed when the OPERATION command is set to "MARGIN HIGH".	no	R/W Word	2	0000 0001 0011 0011 = 0.5996V 0000 0010 0110 0110 = 1.1992V
26h	VOUT_MARGIN_LOW	Sets the voltage to which the output is to be changed when the OPERATION command is set to "MARGIN LOW".	no	R/W Word	2	0000 0001 0011 0011 = 0.5996V 0000 0010 0110 0110 = 1.1992V
78h	STATUS_BYTE	Status of all fault conditions in a data byte.	no	Read Byte	1	See Status Word Table
79h	STATUS_WORD	Status of all fault conditions in two data bytes.	no	Read Word	2	See Status Word Table
7Ah	STATUS_VOUT	Returns one byte of information relating to the status of the output voltage related faults.	no	Read Byte	1	See Status Vout Table
7Bh	STATUS_OUT	Returns one byte of information relating to the status of the output current related faults.	no	Read Byte	1	See Status lout Table



# Table 5. PMBUS Command and Register Table (continued)

CMD CODE	COMMAND NAME	DESCRIPTION	NVM?	TYPE	No. of DATA BYTES	BIT PATTERN
7Eh	STATUS_CML	Status of communications, logic and memory in a data byte	no	Read Byte	1	XXX0 0000  0XX0 0000 = A valid or supported command has been received 1XX0 0000 = An invalid or unsupported command has been received X0X0 0000 = A valid or supported data has been received 1XX0 0000 = An invalid or unsupported data has been received X1X0 0000 = Packet error check has failed XX10 0000 = Packet error check has succeeded
D0h	MFR_SPECIFIC_00	Customer programmable byte that does not affect chip functionality	yes	R/W Byte	1	
D1h	MFR_SPECIFIC_01	Program PGOOD delay and Power-On delay	yes	R/W Byte	1	
D2h	MFR_SPECIFIC_02	Read SST, CM, HICLOFF, TRK and SEQ. Program Forced SKIP Soft Start.	yes	R/W Byte	1	
D3h	MFR_SPECIFIC_03	Program Fsw and control mode, Read RC ramp	yes	R/W Byte	1	Free format
D4h	MFR_SPECIFIC_04	Program the DCAP3 offset	yes	R/W Byte	1	
D6h	MFR_SPECIFIC_06	Program the VDD UVLO level	yes	R/W Byte	1	
D7h	MFR_SPECIFIC_07	Program the final tracking set point and select pseudo/external tracking	yes	R/W Byte	1	
FCh	MFR_SPECIFIC_44	Read TI PMBUS GUI Devcie ID and IC revision code	no	Read Word	2	




Figure 31. Startup and VOUT\_COMMAND Timing Diagram



# **Table 6. Status Word Summary Table**

BITS	NAME	MEANING
Low 7	not used	not used
Low 6	OFF	Unit is not providing power to the output
Low 5	VOUT_OV_FAULT	Output overvoltage
Low 4	IOUT_OC_FAULT	Output overcurremt
Low 3	VDD_UV_FAULT	Input VDD undervoltage
Low 2	TEMP	Internal die temperature. Over temperature fault
Low 1	CML	Communications, logic or memory fault
Low 0	OTHER	None of the above in the PMBUS spec
High 7	VOUT	Any output voltage fault or warning
High 6	IOUT	Any output current fault or warning
High 5	VDD_UV_FAULT	Input VDD undervoltage
High 4	not used	Not used
High 3	PGOOD#	Power good de-asserted
High 2	not used	not used
High 1	not used	not used
High 0	not used	not used

# Table 7. Status $V_{\text{OUT}}$ Summary Table

BITS	NAME	MEANING
7	OVF	Over voltage fault
6	OVW	Over voltage warning
5	UVW	Under voltage warning
4	UVF	Under voltage fault
3	not used	not used
2	not used	not used
1	not used	not used

# Table 8. Status I<sub>OUT</sub> Summary Table

BITS	NAME	MEANING	
7	OCF	Over current fault	
6	OCUVF	Over current and output undervoltage fault	
5	not used	not used	
4	UCF	Negative over current limit	
3	not used	not used	
2	not used	not used	
1	not used	not used	
0	not used	not used	



### 7.5.4 Register Maps

### 7.5.4.1 OPERATION Register (address = 1h)

### Figure 32. OPERATION

7	6	5	4	3	2	1	0
On_OFF	0		OPMARO	0	0		
R/W	R/W	R/W				R	R

RLEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 9. OPERATION**

Bit	Field	Туре	Reset	Description
7	ON_OFF	R/W	0	O: Turn off switching converter (if CMD=1) 1: Turn on switching converter (if CMD=1), and also enable VOUT Margin function
6		R	0	
5:2	OPMARGIN<3:0>	R/W	0	00xx: Turn off VOUT Margin function 0101: Turn on VOUT Margin Low and Ignore Fault 0110: Turn on VOUT Margin Low and Act On Fault 1001: Turn on VOUT Margin High and Ignore Fault 1010: Turn on VOUT Margin High and Act On Fault
1		R	0	
0		R	0	

# 7.5.4.2 ON\_OFF\_CONFIG Register (address = 2h)

### Figure 33. ON OFF CONFIG

7	6	5	4	3	2	1	0
0	0	0	1	CMD	СР	1	1
R	R	R	R	R/W	R/W	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 10. ON\_OFF\_CONFIG

Bit	Field	Туре	Reset	Description
7		R	0	
6		R	0	
5		R	0	
4		R	1	
3	CMD	R/W	0	0: Ignore ON_OFF bit 1: Act on ON_OFF bit
2	СР	R/W	1	0: Ignore ON_OFF bit 1: Act on ON_OFF bit
1		R	1	
0		R	1	

# 7.5.4.3 CLEAR FAULTS (address = 3h)

The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command simultaneously clears all bits in all status registers. At the same time, the device clears its SMB\_ALERT# signal output if the device is asserting the SMB\_ALERT# signal.

The CLEAR\_FAULTS command does not cause a unit that has latched off for a fault condition to restart. If the fault is still present when the bit is cleared, the fault bit shall immediately be set again and the host notified by the usual means.



### 7.5.4.4 WRITE PROTECT (address = 10h)

### Figure 34. WRITE PROTECT

7 6		5	5 4		2	1	0	
0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R	R	R	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 11. WRITE PROTECT**

Bit	Field	Туре	Reset	Description
7:0	WRITE_PROTECT	R/W	0	00000000: Enable writes to ALL commands 00100000: Enable writes to only WRITE_PROTECT, OPERATION and ON_OFF_CONFIG and VOUT_COMMAND commands 01000000: Enable writes to only WRITE_PROTECT and OPERATION 10000000: Enable writes to only WRITE_PROTECT

### 7.5.4.5 STORE DEFAULT ALL (address = 11h)

Store all of the current storable register settings in the EEPROM memory as the new defaults on power up.

It is permitted to use the STORE\_DEFAULT\_ALL command while the device is operating. However, the device may be unresponsive during the write operation with unpredictable memory storage results. TI recommends to turn the device output off before issuing this command.

EEPROM programming faults will set the 'CML' bit in the STATUS\_BYTE and the 'MEM' bit in the STATUS\_CML registers.

### 7.5.4.6 RESTORE DEFAULT ALL (address = 12h)

Write EEPROM data to those CSRs that: (1) have EEPROM support, and; (2) are unprotected according to current setting of WRITE\_PROTECT.

It is permitted to use the RESTORE\_DEFAULT\_ALL command while the device is operating. However, the device may be unresponsive during the copy operation with unpredictable, undesirable or even catastrophic results. TI recommends to turn the device output off before issuing this command.

No data bytes are sent, just the command code is sent.

### 7.5.4.7 CAPABILITY (address = 19h)

This command provides a way for a host system to determine some key capabilities of this PMBus device.

### Figure 35. CAPABILITY

7	6 5		4	3	2	1	0
PEC=1	SPEED <1:0>		ALRT=1	0	0	0	0
R	R R		R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 12. CAPABILITY**

Bit	Field	Туре	Reset	Description
7	PEC=1	R	1	1: Packet Error Checking is supported
6:5	SPEED <1:0>	R	10b	10: Maximum supported bus speed is 1 MHz
4	ALRT=1	R	1	TPS549D22 has an ALERT# pin and it supports SMBus Alert Response protocol
3		R	0	
2		R	0	
1		R	0	
0		R	0	



### 7.5.4.8 $VOUT_MODE$ (address = 20h)

### Figure 36. VOUT\_MODE

7	6	5	4	3	2	1	0
	MODE = 000				Exponent = 10111		
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 13. VOUT MODE

Bit	Field	Туре	Reset	Description
7:5	MODE = 000	R	0	000: Linear Format
4:0	Exponent	R	17h	10111: Exponent = −9 (equivalent of 1.9531 mV/LSB)

# 7.5.4.9 VOUT\_COMMAND (address = 21h)

The VOUT\_COMMAND command sets the output voltage in volts. The exponent is set be VOUT\_MODE at -9 (equivalent of 1.9531 mV/LSB). The programmed V<sub>OUT</sub> is computed as:

$$V_{OUT} = VOUT\_COMMAND \times VOUT\_MODE \text{ volts} = VOUT\_COMMAND \times 2^{-9} \text{ V}$$
 (2)

The support range for TPS549D22 is: 0.5996 V to 1.1992 V. It is effectively 9-bits limited to 307 to 614 decimal. Slew rate control is provided through MODE pin.

 $V_{OUT}$  setps 1 step/ $t_{slew}$ , where  $t_{slew}$  is programmable by MODE pin: 4, 8, 16, or 32  $\mu$ s.

# Figure 37. VOUT\_COMMAND

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
	Mantissa														
R	R	R	R	R	R	R/W									

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 14. VOUT COMMAND**

Bit	Field	Туре	Reset	Description
7:4	Mantissa	R	0000	
3:0	Mantissa	R/W	00xx	x = pin strap
7:0	Mantissa	R/W	XXXX XXXX	

### 7.5.4.10 VOUT MARGIN HIGH (address = 25h)

The VOUT\_MARGIN\_HIGH command loads the TPS549D22 with the voltage to which the output is to be changed when the OPERATION command is set to "Margin High".

The data bytes are two bytes formatted according to the setting of the VOUT\_MODE command.

The support margin range for TPS549D22 is: 0.5996 V to 1.1992 V. It is effectively 9-bits limited to 307 to 614 decimal. Slew rate control is provided through MODE pin.

### Figure 38. VOUT\_MARGIN\_HIGH



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 15. VOUT\_MARGIN\_HIGH

Bit	Field	Туре	Reset	Description
7:4	Mantissa	R	0000	
3:0	Mantissa	R/W	00xx	x = pin strap
7:0	Mantissa	R/W	xxxx xxxx	




# 7.5.4.11 VOUT\_MARGIN\_LOW (address = 26h)

The VOUT\_MARGIN\_LOW command loads the TPS549D22 with the voltage to which the output is to be changed when the OPERATION command is set to "Margin Low".

The data bytes are two bytes formatted according to the setting of the VOUT MODE command.

The support margin range for TPS549D22 is: 0.5996 V to 1.1992 V. It is effectively 9-bits limited to 307 to 614 decimal. Slew rate control is provided through MODE pin.

# Figure 39. VOUT\_MARGIN\_LOW:



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 16. VOUT\_MARGIN\_LOW:

Bit	Field	Туре	Reset	Description
7:4	Mantissa	R	0000	
3:0	Mantissa	R/W	00xx	x = pin strap
7:0	Mantissa	R/W	XXXX XXXX	

### 7.5.4.12 STATUS\_BYTE (address = 78h)

### Figure 40. STATUS\_BYTE

7	7 6 5		4	3	2	1	0	
Not used	OFF	VOUT_OV	IOUT_OC	VDD_UV	TEMP	CML	OTHER	
R	R	R	R	R	R	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### **Table 17. STATUS BYTE**

Bit	Field	Туре	Reset	Description
7	Not Used	R	N/A	Not Used
6	OFF	R	N/A	O: IC is on. This includes the following fault response conditions where the output is still being actively driven, such as OVP and OCF.  1: IC is off. This includes two conditions. One is unit is commanded off via OPERATION/ON_OFF_CONFIG and the other is unit is commanded on via OPERATION/ON_OFF_CONFIG; but, due to fault response the output has been tri-stated by UVF, OT and UVLO.
5	VOUT_OV	R	N/A	O: An output overvoltage fault has not occurred     1: An output overvoltage fault has occurred
4	IOUT_OC	R	N/A	O: An output overcurrent fault has not occurred     He output overcurrent fault has occurred
3	VDD_UV	R	N/A	O: An input undervoltage fault has not occurred     1: An input undervoltage fault has occurred
2	TEMP	R	N/A	O: A temperature fault or warning has not occurred     1: A temperature fault or warning has occurred
1	CML	R	N/A	O: A communications, memory or logic fault has not occurred     1: A communications, memory or logic fault has occurred
0	OTHER	R	N/A	O: A fault or warning not listed above has not occurred     1: A fault of warning not listed above has occurred



# 7.5.4.13 STATUS\_WORD (High Byte) (address = 79h)

# Figure 41. STATUS\_WORD (High Byte)

7	6	5	4	3	2	1	0
VOUT	IOUT	VDD	Not Used	PGOOD#		Not Used	
R	R	R	R	R		R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 18. STATUS\_WORD (High Byte)

Bit	Field	Туре	Reset	Description
7	VOUT	R	N/A  0: An output voltage fault or warning has not occurred 1: An output voltage fault or warning has occurred	
6	IOUT	R	N/A 0: An output current fault has not occurred 1: An output current fault has occurred	
5	VDD	R	N/A	A VDD voltage fault has not occurred  1: A VDD voltage fault has occurred
4	Not Used	R	N/A	Not Used
3	PGOOD#	R	N/A 0: PGOOD pin is at logic high 1: PGOOD pin is at logic high	
2:0	Not Used	R	N/A	Not used



# 7.5.4.14 STATUS\_VOUT (address = 7Ah)

# Figure 42. STATUS\_VOUT

7	6	5	4	3	2	1	0
OVF	OVW	UVW	UVF		Not !	Jsed	
R	R	R	R	R			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 19. STATUS\_VOUT

Bit	Field	Туре	Reset	Description
7	OVF	R	N/A	O: An output overvoltage fault has not occurred     1: An output overvoltage fault has occurred
6	OVW	R	N/A  0: An output overvoltage warning has not occurred 1: An output overvoltage warning has occurred	
5	UVW	R	N/A	O: An output undervoltage warning has not occurred     1: An output undervoltage warning has occurred
4	UVF	R	N/A	O: An output undervoltage fault has not occurred     1: An output undervoltage fault has occurred
3:0	Not Used	R	N/A	Not Used

# 7.5.4.15 STATUS\_IOUT (address = 7Bh)

# Figure 43. STATUS\_IOUT

7	6	5	4	3	2	1	0
OCF	OCUVF	Not Used	UCF	Not Used			
R	R	R	R	R			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 20. STATUS\_IOUT

Bit	Field	Туре	Reset	Description
7	OCF	R	N/A  0: An output positive overcurrent fault has not occurred 1: An output positive overcurrent fault has occurred	
6	OCUVF	R	N/A  0: A simultaneous output positive overcurrent and undervoltate fault has not occurred 1: A simultaneous output positive overcurrent and undervoltate fault has occurred	
5	Not Used	R	N/A	Not Used
4	UCF	R	N/A  0: An output negative overcurrent fault has not occurred 1: An output negative overcurrent fault has occurred	
3:0	Not Used	R	N/A	Not Used



# 7.5.4.16 **STATUS\_CML** (address = 7Eh)

# Figure 44. STATUS\_CML

7	6	5	4	3	2	1	0
COMM	DATA	PEC		Not Used		OTH	Not Used
R	R	R		R		R	R


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 21. STATUS\_CML

Bit	Field	Туре	Reset	Description	
7	COMM	R	N/A	O: A valid or supported command has been received     1: An invalid or unsupported command has been received	
6	DATA	R	N/A	O: A valid or supported data has been received     1: An invalid or unsupported data has been received	
5	PEC	R	N/A	Packet Error Check has failed     Packet Error Check has succeeded	
4:2	Not Used	R	N/A	Not Used	
1	ОТН	R	N/A	O: A communication fault other than the ones listed in this table has not occurred  1: A communication fault other than the ones listed in this table has occurred. Currently, this bit is only set for too many data bytes	
0	Not Used	R	N/A	Not Used	

# 7.5.4.17 MFR\_SPECIFIC\_00 (address = D0h)

# Figure 45. MFR\_SPECIFIC\_00



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 22. MFR\_SPECIFIC\_00

Bit	Field	Туре	Reset	Description
7:0	USER SCRATCH PAD	R/W	()	The MFR_SPECIFIC_00 is a user-accessible register dedicated as a user scratch pad.



# 7.5.4.18 MFR\_SPECIFIC\_01 (address = D1h)

# Figure 46. MFR\_SPECIFIC\_01

7	6	5	4	3	2	1	0
0	0		PGD			POD	
R	R		R/W			R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 23. MFR\_SPECIFIC\_01

Bit	Field	Туре	Reset	Description
7:6		R	00b	The MFR SPECIFIC 01 is a user-accessible register dedicated
5:3	PGD	R/W	010b	for configuring the PGOOD delay and Power-On Delay
2:0	POD	R/W	010b	functions. (Refer to Table 24 and Table 25)

# Table 24. PGD[2:0]

PGD[2]	PGD[1]	PGD[0]	PGood Delay
0	0	0	256 µs
0	0	1	512 µs
0	1	0	1.024 ms
0	1	1	2.048 ms
1	0	0	4.096 ms
1	0	1	8.192 ms
1	1	0	16.384 ms
1	1	1	131.072 ms

# Table 25. POD[2:0]

POD[2]	POD[1]	POD[0]	Power-On Delay
0	0	0	256 µs
0	0	1	512 µs
0	1	0	1.024 ms
0	1	1	2.048 ms
1	0	0	4.096 ms
1	0	1	8.192 ms
1	1	0	16.384 ms
1	1	1	32.768 ms



# 7.5.4.19 MFR\_SPECIFIC\_02 (address = D2h)

The MFR\_SPECIFIC\_02 register allows the user to read the configuration of various pinstrap features and/or overwrite them. Note, that any overwritten values here are only good until the next power-on-reset; when all parameters will revert back to their pinstrap configurations.

Figure 47. MFR\_SPECIFIC\_02

7	6	5	4	3 2		1	0
TRK	SEQ	0	FORCESKIPSS	SST		HICLOFF	СМ
R/W	R/W	R	R/W	R/W		R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 26. MFR\_SPECIFIC\_02

Bit	Field	Туре	Reset	Description
7	TRK	R/W	Р	This bit indicates whether the device is using internal or external reference voltage tracking. It will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus. 0: No tracking. The device will use internal reference voltage. 1: External tracking.
6	SEQ	R/W	Р	This bit indicates whether the device is using internal or external soft-start ramp. It will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus. 0: No sequencing. The device will use the internal soft start ramp.  1: Sequencing
5		R	0	
4	FORCESKIPSS	R/W	1	This bit (when set) allows the user to force Soft-start to always use SKIP mode; regardless of the CM pinstrap.  0: CM bit controls whether to operate in SKIP or FCCM mode during and after soft start.  1: Soft start is forced to operate in SKIP mode, then CM bit controls the mode after soft start.
3:2	SST	R/W	Р	These bits indicate the time the device takes to ramp the output voltage up to regulation (that is, soft-start). The field will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus. (Refer to Table 27)
1	HICLOFF	R/W	Р	This bit indicates the response the device will take upon an output under-voltage fault. There are two fault response options which are enforced by the analog circuits: Hiccup or Latch-off. The bit value will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus. 0: Hiccup after UVP fault.  1: Latch off after UVP fault.
0	СМ	R/W	Р	This bit indicates the conduction mode for the device. The bit value will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus. 0: SKIP 1: FCCM

Table 27. SST

SST[1]	SST[0]	Soft-start time
0	0	1 ms
0	1	2 ms
1	0	4 ms
1	1	8 ms



# 7.5.4.20 MFR\_SPECIFIC\_03 (address = D3h)

The MFR\_SPECIFIC\_03 register allows the user to read the configuration of the DCAP pinstrap feature (and/or overwrite it); as well configure the Ramp Generator and the PWM switching frequency.

# Figure 48. MFR\_SPECIFIC\_03

7	6	5	4	3	2	1	0
DCAP3	0	RCSP		0	FS		
R/W	R	R/W		R		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 28. MFR\_SPECIFIC\_03 Field Descriptions

Bit	Field	Туре	Reset	Description
7	DCAP3	R/W	Р	This bit allows the user to read/configure the device's internal DCAP-3 mode. It will initially be loaded and reflect the value of the pinstrap; but, can also be overwritten by PMBus.  0: Internal DCAP3 is disabled (ramp injection is off).  1: Internal DCAP3 is enabled (ramp injection is on)
6		R	0	
5:4	RCSP	R/W	Р	These bits allow the user to read/configure the D-CAP3 ramp generator's resistor value selection. (Refer to Table 29)
3		R	0	
2:0	FS	R/W	011b	These bits allow the user to read/configure the device's PWM switching frequency. (Refer to Table 30)

## Table 29. RCSP

RCSP[1]	RCSP[0]	Resistor Selection
0	0	Resistor ÷ 2
0	1	Resistor ÷ 1
1	0	Resistor x 2
1	1	Resistor x 3

#### Table 30. FS

FS[2]	FS[1]	FS[0]	Switching Frequency
0	0	0	315 kHz
0	0	1	425 kHz
0	1	0	550 kHz
0	1	1	650 KHz
1	0	0	825 KHz
1	0	1	900 KHz
1	1	0	1.025 KHz
1	1	1	1.225 MHz



# 7.5.4.21 MFR\_SPECIFIC\_04 (address = D4h)

The MFR\_SPECIFIC\_04 register allows the user to configure the D-CAP offset reduction and fixed offset correction.

# Figure 49. MFR\_SPECIFIC\_04

7	6	5	4	3	2	1	0
DCAP3OffsetSel	DCAP3Offset[1:0]		0	0	0	0	0
R/W	R/W		R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 31. MFR\_SPECIFIC\_04

Bit	Field	Туре	Reset	Description
7	DCAP3OffsetSel	R/W	1	This bit allows the user to read/configure the D-CAP loop's offset reduction scheme.  0: Select DCAP loop manual offset reduction circuit.  1: Select DCAP loop automatic offset reduction circuit.
6:5	DCAP3Offset	R/W	0	These bits allow the user to read/configure the D-CAP3 offset correction if and only if DCAP3OffsetSel = 0 (refer to Table 32)
4:0		R	0	

#### Table 32. DCAP3OFFSET

DCAP3Offset[1]	DCAP3Offset[0]	Additional Offset Correction Voltage Added
0	0	0 mV
0	1	+ 2 mV
1	0	+ 4 mV
1	1	+ 6 mV



# 7.5.4.22 MFR\_SPECIFIC\_06 (address = D6h)

The MFR\_SPECIFIC\_06 is a user-accessible register dedicated for configuring the VDD Under-voltage LockOut threshold.

# Figure 50. MFR\_SPECIFIC\_06

7	6	5	4	3	2	1	0
0	0	0	0	0		VDDUVLO[2:0]	
R	R	R	R	R		R/W	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 33. MFR\_SPECIFIC\_06

Bit	Field	Туре	Reset	Description
7:3		R	0	
2:0	VDDUVLO	R/W	101b	These bits allow the user to read/configure the device's VDD Under-voltage Lockout threshold. (Refer to Table 34)

## **Table 34. VDDUVLO**

VDDUVLO[2]	VDDUVLO[1]	VDDUVLO[0]	VDD UVLO threshold
0	X	X	10.2 volts
1	0	0	2.8 volts
1	0	1	4.25 volts
1	1	0	6 volts
1	1	1	8.1 volts



# 7.5.4.23 MFR\_SPECIFIC\_07 (address = D7h)

The MFR\_SPECIFIC\_07 is a user-accessible register dedicated for configuring the device's PGOOD threshold and external tracking options.

Figure 51. MFR\_SPECIFIC\_07

7	6	5	4	3 2 1		0	
VPBAD	SPARE	0	TRKOPTION		VTRK	IN[3:0]	
R/W	R/W	R	R/W	R/W			

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 35. MFR\_SPECIFIC\_07

	1			
Bit	Field	Туре	Reset	Description
7	VPBAD	R/W	1	This bit allows the user to read/configure the PGOOD high and low thresholds.  0: PGOOD high and low thresholds are +16% and -16%, respectively  1: PGOOD high and low thresholds are +20% and -32%, respectively
6	SPARE	R/W	0	This bit allows the user to read/configure an EEPROM backed SPARE bit and corresponding digital block output.  0: pSPARE = 0 1: pSPARE = 1
5		R	0	
4	TRKOPTION	R/W	0	This bit allows the user to read/control whether the external TRKIN is enabled by a 425 mV threshold, or not.  0: TRKIN voltage must be above 425mV (that is, TRKINOK = 1) before switcher can be enabled.  1: TRKIN voltage does <b>not</b> need to be above 425mV before switcher can be enabled.
3:0	VTRKIN	R/W	1111b	These bits allow the user to read/configure the device's final TRKIN target voltage for external tracking operation. (Refer to Table 36)

# **Table 36. VTRKIN**

VTRKIN[3]	VTRKIN[2]	VTRKIN[1]	VTRKIN[0]	Final TRKIN target voltage for external tracking operation
0	0	0	0	500 mV
0	0	0	1	550 mV
0	0	1	0	600 mV
0	0	1	1	650 mV
0	1	0	0	700 mV
0	1	0	1	750 mV
0	1	1	0	800 mV
0	1	1	1	850 mV
1	0	0	0	900 mV
1	0	0	1	950 mV
1	0	1	0	1.00 V
1	0	1	1	1.05 V
1	1	0	0	1.10 V
1	1	0	1	1.15 V
1	1	1	0	1.20 V
1	1	1	1	1.25 V



# 7.5.4.24 MFR\_SPECIFIC\_44 (address = FCh)

The DEVICE\_CODE command returns a 12-bit unique identifier code for the device and a 4 bit device revision code. Device revisions codes should start at 0x0.

# Figure 52. MFR\_SPECIFIC\_44

7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
					lden <sup>3</sup>	tifier Cod	de						Revisio	n Code	
R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

# Table 37. MFR\_SPECIFIC\_44

Bit	Field	Туре	Reset	Description			
7:0	Identifier Code	R	02h				
7:4	7:4 Identifier Code	R	0	0000 0010 0000b – Device ID Code Identifier for TPS549D22.			
3:0	Revision Code	R	0	0000b - Revision Code (first silicon starts at 0)			



# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPS549D22 device is a highly-integrated synchronous step-down DC-DC converter with PMBus features and capabilities. This devices is used to convert a higher DC input voltage to a lower DC output voltage, with a maximum output current of 40 A. Use the following design procedure to select key component values for this family of devices.

# TEXAS INSTRUMENTS

# 8.2 Typical Application: TPS549D22 1.5-V to 16-V Input, 1-V Output, 40-A Converter




Figure 53. Typical Application Schematic



## 8.2.1 Design Requirements

For this design example, use the input parameters shown in Table 38.

**Table 38. Design Example Specifications** 

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage		5	12	16	V
V <sub>IN(ripple)</sub>	Input ripple voltage	I <sub>OUT</sub> = 40 A			0.4	V
V <sub>OUT</sub>	Output voltage			1		V
	Line regulation	5 V ≤ V <sub>IN</sub> ≤ 16 V			0.5%	
	Load regulation	0 V ≤ I <sub>OUT</sub> ≤ 40 A			0.5%	
V <sub>PP</sub>	Output ripple voltage	I <sub>OUT</sub> = 40 A		20		mV
V <sub>OVER</sub>	Transient response overshoot	I <sub>STEP</sub> = 24 A		90		mV
V <sub>UNDER</sub>	Transient response undershoot	I <sub>STEP</sub> = 24 A		90		mV
I <sub>OUT</sub>	Output current	5 V ≤ V <sub>IN</sub> ≤ 16 V			40	Α
t <sub>SS</sub>	Soft-start time	V <sub>IN</sub> = 12 V		1		ms
loc	Overcurrent trip point <sup>(1)</sup>			46		Α
η	Peak Efficiency	I <sub>OUT</sub> = 20 A, V <sub>IN</sub> = 12 V, V <sub>DD</sub> = 5 V		90%		
f <sub>SW</sub>	Switching frequency			650		kHz

<sup>(1)</sup> DC overcurrent level

#### 8.2.2 Detailed Design Procedure

## 8.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS549D22 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

## 8.2.2.2 Switching Frequency Selection

The default switching frequency of the TPS549D22 device is 650 kHz. There are a total of 8 switching frequency settings that can be programmed via PMBus interface. For each switching frequency setting, there are 4 internal ramp compensations (DCAP3) to choose from, also via PMBus. When DCAP3 mode is selected (preferred), the internal ramp compensation is used for stabilizing the converter design. The ramp is a function of the switching frequency and duty cycle range (the output voltage to input voltage ratio). Table 39 summarizes the ramp choices using these functions.



Table 39.	Switching	Frequency	Selection
-----------	-----------	-----------	-----------

SWITCHING FREQUENCY SETTING	RAMP SELECT	TIME CONSTANT	V <sub>OUT</sub> RANG (FIXED V <sub>IN</sub> =		DUTY CYCLE R (V <sub>OUT</sub> /V <sub>IN</sub> ) (%	_
(f <sub>SW</sub> ) (kHz)	OPTION	t (µs)	MIN	MAX	MIN	MAX
	R/2	9	0.6	0.9	5	7.5
315,	R × 1	16.8	0.9	1.5	7.5	12.5
425	R × 2	32.3	1.5	2.5	12.5	21
	R × 3	55.6	2.5	5.5	>21	
	R/2	7	0.6	0.9	5	7.5
550,	R × 1	13.5	0.9	1.5	7.5	12.5
650	R × 2	25.9	1.5	2.5	12.5	21
	R × 3	44.5	2.5	5.5	>21	
	R/2	5.6	0.6	0.9	5	7.5
825,	R × 1	10.4	0.9	1.5	7.5	12.5
900	R × 2	20	1.5	2.5	12.5	21
	R × 3	34.4	2.5	5.5	>21	
	R/2	3.8	0.6	0.9	5	7.5
1.025,	R × 1	7.1	0.9	1.5	7.5	12.5
1.225 MHz	R × 2	13.6	1.5	2.5	12.5	21
	R × 3	23.3	2.5	5.5	>21	

#### 8.2.2.3 Inductor Selection

To calculate the value of the output inductor, use Equation 3. The coefficient  $K_{\text{IND}}$  represents the amount of inductor ripple current relative to the maximum output current. The output capacitor filters the inductor ripple current. Therefore, choosing a high inductor ripple current impacts the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, maintain a  $K_{\text{IND}}$  coefficient between 0 and 15 for balanced performance. Using this target ripple current, the required inductor size can be calculated as shown in Equation 3

$$L1 = \frac{V_{OUT}}{\left(V_{IN\,(max\,)} \times f_{SW}\right)} \times \frac{V_{IN} - V_{OUT}}{\left(I_{OUT\,(max\,)} \times K_{IND}\right)} = \frac{1 \text{ V} \times (16 \text{ V} - 1 \text{ V})}{(16 \text{ V} \times 650 \text{ kHz} \times 40 \text{ A} \times 0.15)} = 0.24 \text{ }\mu\text{H}$$
(3)

Selecting a  $K_{IND}$  of 0.15, the target inductance  $L_1 = 250$  nH. Using the next standard value, the 250 nH is chosen in this application for its high current rating, low DCR, and small size. The inductor ripple current, RMS current, and peak current can be calculated using Equation 4, Equation 5 and Equation 6. These values should be used to select an inductor with approximately the target inductance value, and current ratings that allow normal operation with some margin.

$$I_{RIPPLE} = \frac{V_{OUT}}{(V_{IN(max)} \times f_{SW})} \times \frac{V_{IN(max)} - V_{OUT}}{L1} = \frac{1 \text{ V} \times (16 \text{ V} - 1 \text{ V})}{16 \text{ V} \times 650 \text{ kHz} \times 250 \text{ nH}} = 5.64 \text{ A}$$
(4)

$$I_{L(rms)} = \sqrt{(I_{OUT})^2 + \frac{1}{12} \times (I_{RIPPLE})^2} = 40 \text{ A}$$
 (5)

$$I_{L(peak)} = (I_{OUT}) + \frac{1}{2} \times (I_{RIPPLE}) = 43 \text{ A}$$
 (6

The Wurth ferrite 744309025 inductor is rated for 50  $A_{RMS}$  current, and 48-A saturation. Using this inductor, the ripple current  $I_{RIPPLE}$ = 5.64 A, the RMS inductor current  $I_{L(rms)}$ = 40 A, and peak inductor current  $I_{L(peak)}$ = 43 A.

#### 8.2.2.4 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor affects three criteria:

Stability



- Regulator response to a change in load current or load transient
- · Output voltage ripple

These three considerations are important when designing regulators that must operate where the electrical conditions are unpredictable. The output capacitance needs to be selected based on the most stringent of these three criteria.

#### 8.2.2.4.1 Minimum Output Capacitance to Ensure Stability

To prevent sub-harmonic multiple pulsing behavior, TPS549D22 application designs must strictly follow the small signal stability considerations described in Equation 7.

$$C_{OUT \, (min \, )} > \frac{t_{ON}}{2} \times \frac{8\tau}{L_{OUT}} \times \frac{V_{REF}}{V_{OUT}}$$

#### where

- C<sub>OUT(min)</sub> is the minimum output capacitance needed to meet the stability requirement of the design
- t<sub>ON</sub> is the on-time information based on the switching frequency and duty cycle (in this design, 133 ns)
- τ is the ramp compensation time constant of the design based on the switching frequency and duty cycle, (in this design, 13.45 μs, refer to Table 39)
- L<sub>OUT</sub> is the output inductance (in the design, 0.25 μH)
- V<sub>RFF</sub> is the user-selected reference voltage level (in this design, 1 V)
- V<sub>OUT</sub> is the output voltage (in this design, 1 V)

(7)

The minimum output capacitance calculated from Equation 7 is 28.6  $\mu$ F. The stability is ensured when the amount of the output capacitance is 28.6  $\mu$ F or greater. And when all MLCCs (multi-layer ceramic capacitors) are used, both DC and AC derating effects must be considered to ensure that the minimum output capacitance requirement is met with sufficient margin.

#### 8.2.2.4.2 Response to a Load Transient

The output capacitance must supply the load with the required current when current is not immediately provided by the regulator. When the output capacitor supplies load current, the impedance of the capacitor greatly affects the magnitude of voltage deviation (such as undershoot and overshoot) during the transient.

Use Equation 8 and Equation 9 to estimate the amount of capacitance needed for a given dynamic load step and release.

#### **NOTE**

There are other factors that can impact the amount of output capacitance for a specific design, such as ripple and stability.

$$C_{OUT \, (min\_under \, )} = \frac{L_{OUT} \, \times \left( \Delta I_{LOAD \, (max)} \right)^2 \, \times \left( \frac{V_{OUT} \, \times t_{SW}}{V_{IN \, (min)}} + t_{OFF \, (min)} \right)}{2 \times \Delta V_{LOAD \, (insert \, )} \, \times \left( \left( \frac{V_{IN \, (min)} - V_{OUT}}{V_{IN \, (min)}} \right) \times t_{SW} - t_{OFF \, (min)} \right) \times V_{OUT}} \tag{8}$$



$$C_{OUT \, (min\_over)} = \frac{L_{OUT} \times \left(\Delta I_{LOAD \, (max)}\right)^{2}}{2 \times \Delta V_{LOAD \, (release)} \times V_{OUT}}$$

#### where

- C<sub>OUT(min\_under)</sub> is the minimum output capacitance to meet the undershoot requirement
- C<sub>OUT(min over)</sub>is the minimum output capacitance to meet the overshoot requirement
- L is the output inductance value (0.25 µH)
- $\Delta I_{LOAD(max)}$  is the maximum transient step (24 A)
- V<sub>OUT</sub> is the output voltage value (1 V)
- $t_{SW}$  is the switching period (1.538 µs)
- V<sub>IN(min)</sub> is the minimum input voltage for the design (10.8 V)
- t<sub>OFF(min)</sub> is the minimum off time of the device (300 ns)
- ΔV<sub>LOAD(insert)</sub> is the undershoot requirement (30 mV)
- $\Delta V_{\text{LOAD(release)}}$  is the overshoot requirement (30 mV)

(9)

Most of the above parameters can be found in Table 38.

The minimum output capacitance to meet the undershoot requirement is 969 µF. The minimum output capacitance to meet the overshoot requirement is 2400 µF. This example uses a combination of POSCAP and MLCC capacitors to meet the overshoot requirement.

- POSCAP bank #1: 4 x 470 μF, 2.5 V, 6 mΩ per capacitor
- MLCC bank #2:  $10 \times 100 \mu F$ , 2.5 V, 1 m $\Omega$  per capacitor with DC+AC derating factor of 60%

Recalculating the worst case overshoot using the described capacitor bank design, the overshoot is 29.0 mV which meets the 30 mV overshoot specification requirement.

#### 8.2.2.4.3 Output Voltage Ripple

The output voltage ripple is another important design consideration. Equation 10 calculates the minimum output capacitance required to meet the output voltage ripple specification. This criterion is the requirement when the impedance of the output capacitance is dominated by ESR.

$$C_{OUT (min)RIPPLE} = \frac{I_{RIPPLE}}{8 \times f_{SW} \times V_{OUT (ripple)}} = 108 \,\mu\text{F}$$
(10)

In this case, the maximum output voltage ripple is 10 mV. For this requirement, the minimum capacitance for ripple requirement yields 108 µF. Because this capacitance value is significantly lower compared to that of transient requirement, determine the capacitance bank from steps in the previous section Response to a Load Transient. Because the output capacitor bank consists of both POSCAP and MLCC type capacitors, it is important to consider the ripple effect at the switching frequency due to effective ESR. Use Equation 11 to determine the maximum ESR of the output capacitor bank for the switching frequency.

$$ESR_{MAX} = \frac{V_{OUT(ripple)} - \frac{I_{RIPPLE}}{8 \times f_{SW} \times C_{OUT}}}{I_{RIPPLE}} = 1.7 \text{ m}\Omega$$
(11)

Estimate the effective ESR at the switching frequency by obtaining the impedance vs. frequency characteristics of the output capacitors. The parallel impedance of capacitor bank #1 and capacitor bank #2 at the switching frequency of the design example is estimated to be 1.2 m $\Omega$ , which is less than that of the maximum ESR value. Therefore, the output voltage ripple requirement (7 mV) can be met. For detailed calculation on the effective ESR please contact the factory to obtain a user-friendly Excel based design tool.



## 8.2.2.5 Input Capacitor Selection

The TPS549D22 devices require a high-quality, ceramic, type X5R or X7R, input decoupling capacitor with a value of at least 1  $\mu$ F of effective capacitance on the VDD pin, relative to AGND. The power stage input decoupling capacitance (effective capacitance at the PVIN and PGND pins) must be sufficient to supply the high switching currents demanded when the high-side MOSFET switches on, while providing minimal input voltage ripple as a result. This effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple to the device during full load. The input ripple current can be calculated using Equation 12.

$$I_{CIN (rms)} = I_{OUT (max)} \times \sqrt{\frac{V_{OUT}}{V_{IN (min)}}} \times \frac{(V_{IN (min)} - V_{OUT})}{V_{IN (min)}} = 16 \text{ Arms}$$
(12)

The minimum input capacitance and ESR values for a given input voltage ripple specification,  $V_{IN(ripple)}$ , are shown in Equation 13 and Equation 14. The input ripple is composed of a capacitive portion,  $V_{RIPPLE(cap)}$ , and a resistive portion,  $V_{RIPPLE(esr)}$ .

$$C_{\text{IN}\,(\text{min})} = \frac{I_{\text{OUT}\,(\text{max})} \times V_{\text{OUT}}}{V_{\text{RIPPLE}\,(\text{cap})} \times V_{\text{IN}\,(\text{max})} \times f_{\text{SW}}} = 38.5 \,\mu\text{F}$$
(13)

$$ESR_{CIN (max)} = \frac{V_{RIPPLE(ESR)}}{I_{OUT (max)} + \left(\frac{I_{RIPPLE}}{2}\right)} = 7 \text{ m}\Omega$$
(14)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The input capacitor must also be selected with the DC bias taken into account. For this example design, a ceramic capacitor with at least a 25-V voltage rating is required to support the maximum input voltage. For this design, allow 0.1-V input ripple for  $V_{RIPPLE(cap)}$ , and 0.3-V input ripple for  $V_{RIPPLE(esr)}$ . Using Equation 13 and Equation 14, the minimum input capacitance for this design is 38.5  $\mu$ F, and the maximum ESR is 9.4 m $\Omega$ . For this example, four 22- $\mu$ F, 25-V ceramic capacitors and one additional 100- $\mu$ F, 25-V low-ESR polymer capacitors in parallel were selected for the power stage.

#### 8.2.2.6 Bootstrap Capacitor Selection

A ceramic capacitor with a value of 0.1  $\mu$ F must be connected between the BOOT and SW pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. Use a capacitor with a voltage rating of 25 V or higher.

#### 8.2.2.7 BP Pin

Bypass the BP pin to DRGND with  $4.7-\mu F$  of capacitance. In order for the regulator to function properly, it is important that these capacitors be localized to the TPS549D22, with low-impedance return paths. See *Layout Guidelines* section for more information.

## 8.2.2.8 R-C Snubber and VIN Pin High-Frequency Bypass

Though it is possible to operate the TPS549D22 within absolute maximum ratings without ringing reduction techniques, some designs may require external components to further reduce ringing levels. This example uses two approaches: a high frequency power stage bypass capacitor on the VIN pins, and an R-C snubber between the SW area and GND.

The high-frequency VIN bypass capacitor is a lossless ringing reduction technique which helps minimizes the outboard parasitic inductances in the power stage, which store energy during the low-side MOSFET on-time, and discharge once the high-side MOSFET is turned on. For this example twoone 2.2-nF, 25-V, 0603-sized high-frequency capacitors are used. The placement of these capacitors is critical to its effectiveness. Its ideal placement is shown in .



Additionally, an R-C snubber circuit is added to this example. To balance efficiency and spike levels, a 1-nF capacitor and a 1- $\Omega$  resistor are chosen. In this example a 0805-sized resistor is chosen, which is rated for 0.125 W, nearly twice the estimated power dissipation. See SLUP100 for more information about snubber circuits.

## 8.2.2.9 Optimize Reference Voltage (VSEL)

Optimize the reference voltage by choosing a value for  $R_{VSEL}$ . The TPS549D22 device is designed with a wide range of precision reference voltage support from 0.6 V to 1.2 V with an available step change of 50 mV. Program these reference voltages using the VSEL pin strap configurations. See Table 2 for internal reference voltage selections. In addition to providing initial boot voltage value, use the VSEL pin to program hiccup and latch-off mode.

There are two ways to program the output voltage set point. If the output voltage setpoint is one of the 16 available reference and boot voltage options, no feedback resistors are required for output voltage programming. In the case where feedback resistors are not needed, connect the RSP pin to the positive sensing point of the load. Always connect the RSN pin to the load return sensing point.

In this design example, because the output voltage set point is 1 V, select  $R_{\text{VSEL(LS)}}$  of either 75  $k\Omega$  (latch off) or 68.1  $k\Omega$  (hiccup) as shown in Table 3. If the output voltage set point is NOT one of the 16 available reference or boot voltage options, feedback resistors are required for output voltage programming. Connect the RSP pin to the mid-point of the resistor divider. Always connect the RSN pin to the load return sensing point as shown in and .

The general guideline to select boot and internal reference voltage is to select the reference voltage closest to the output voltage setpoint. In addition, because the RSP and RSN pins are extremely high-impedance input terminals of the true differential remote sense amplifier, use a feedback resistor divider with values much less than  $100 \text{ k}\Omega$ .

#### 8.2.2.10 MODE Pin Selection

MODE pin strap configuration is used to program control topology and internal soft-start timing selections. TPS549D22 supports both DCAP3 and DCAP operation. For general POL applications, it is strongly recommended to configure the control topology to be DCAP3 due to its simple to use and no external compensation features. In the rare instance where DCAP is needed, an RCC network across the output inductor is needed to generate sufficient ripple voltage on the RSP pin. In this design example,  $R_{\text{MODE(LS)}}$  of 42.2 k $\Omega$  is selected for DCAP3 and soft start time of 1 ms.

#### 8.2.2.11 ADDR Pin Selection

ADDR pin strap configuration is used to program device address and light load conduction mode selection. The TPS549D22 allows up to 16 different chip addresses for PMBus communication with the first 3 bits fixed as 001. The address selection process is defined by resistor divider ratio from BP pin to ADDR pin, and the address detection circuit will start to work only after the initial power up when VDD has risen above its UVLO threshold.

For this application example, a device address of 16d is desired. We select the low side RADDR to be 0 Ohm considering the SKIP operation and device address of 16d. Table 4 lists all combinations of the address selections. The 1% or better tolerance resistors with typical temperature coefficient of ±100ppm/°C are recommended

#### 8.2.2.12 Overcurrent Limit Design

The TPS549D22 device uses the ILIM pin to set the OCP level. Connect the ILIM pin to GND through the voltage setting resistor,  $R_{\rm ILIM}$ . In order to provide both good accuracy and cost effective solution, this device supports temperature compensated MOSFET on-resistance ( $R_{\rm DS(on)}$ ) sensing. Also, this device performs both positive and negative inductor current limiting with the same magnitudes. Positive current limit is normally used to protect the inductor from saturation therefore causing damage to the high-side and low-side FETs. Negative current limit is used to protect the low-side FET during OVP discharge.

The inductor current is monitored by the voltage between PGND pin and SW pin during the OFF time. The ILIM pin has 3000 ppm/°C temperature slope to compensate the temperature dependency of the on-resistance. The PGND pin is used as the positive current sensing node.



TPS549D22 has cycle-by-cycle over-current limiting control. The inductor current is monitored during the OFF state and the controller maintains the OFF state during the period that the inductor current is larger than the overcurrent ILIM level. The voltage on the ILIM pin ( $V_{\text{ILIM}}$ ) sets the valley level of the inductor current. The range of value of the  $R_{\text{ILIM}}$  resistor is between 21 k $\Omega$  and 237 k $\Omega$ . The range of valley OCL is between 6.25 A and 75 A (typical). If the  $R_{\text{ILIM}}$  resistance is outside of the recommended range, OCL accuracy and function cannot be ensured. (see Table 40)

Table 40. Closed Loop EVM Measurement of OCP Settings

R <sub>ILIM</sub>	OVERCURI	OVERCURRENT PROTECTION VALLEY (A)					
(kΩ)	MIN	NOM	MAX				
237	_	75	_				
127	36	40	44				
95.3	27	30	33				
63.4	18	20	22				
32.4	9	10	11				
21	_	6.25	_				

Use Equation 15 to relate the valley OCL to the R<sub>ILIM</sub> resistance.

$$OCL_{VALLEY} = 0.3178 \times R_{ILIM} - 0.3046$$

#### where

•  $R_{IIIM}$  is in  $k\Omega$ 

In this design example, the desired valley OCL is 43 A, the calculated R $_{\rm ILIM}$  is 137 k $\Omega$ . Use Equation 16 to calculate the DC OCL to be 46 A.

$$OCL_{DC} = OCL_{VALLEY} + 0.5 \times I_{RIPPLE}$$

#### where

•  $R_{ILIM}$  is in  $k\Omega$ 

In an overcurrent condition, the current to the load exceeds the inductor current and the output voltage falls. When the output voltage crosses the under-voltage fault threshold for at least 1msec, the behavior of the device depends on the VSEL pin strap setting. If hiccup mode is selected, the device will restart after 16-ms delay (1-ms soft-start option). If the overcurrent condition persists, the OC hiccup behavior repeats. During latch-off mode operation the device shuts down until the EN pin is toggled or VDD pin is power cycled.










Figure 54. VOUT Command Graphic User Interface



## 8.2.3 Application Curves









# 9 Power Supply Recommendations

This device is designed to operate from an input voltage supply between 1.5 V and 16 V. Ensure the supply is well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is the quality of the PCB layout and grounding scheme. See the recommendations in the *Layout* section.


# 10 Layout

# 10.1 Layout Guidelines

Consider these layout guidelines before starting a layout work using TPS549D22.

- It is absolutely critical that all GND pins, including AGND (pin 30), DRGND (pin 29), and PGND (pins 13, 14, 15, 16, 17, 18, 19, and 20) are connected directly to the thermal pad underneath the device via traces or plane.
- Include as many thermal vias as possible to support a 40-A thermal operation. For example, a total of 35 thermal vias are used (outer diameter of 20 mil) in the available for purchase at ti.com.
- Placed the power components (including input/output capacitors, output inductor and device) on one side of the PCB (solder side). Insert at least two inner layers (or planes) connected to the power ground, in order to shield and isolate the small signal traces from noisy power lines.
- Place the VIN pin decoupling capacitors as close as possible to the PVIN and PGND pins to minimize the input AC current loop. Place a high-frequency decoupling capacitor (with a value between 1 nF and 0.1 μF) as close to the PVIN pin and PGND pin as the spacing rule allows. This placement helps suppress the switch node ringing.
- Place VDD and BP decoupling capacitors as close to the device pins as possible. Do not use PVIN plane
  connection for the VDD pin. Separate the VDD signal from the PVIN signal by using separate trace
  connections. Provide GND vias for each decoupling capacitor and make the loop as small as possible.
- Ensure that the PCB trace defined as switch node (which connects the SW pins and up-stream of the output inductor) are as short and wide as possible. In the EVM design, the SW trace width is 200 mil. Use a separate via or trace to connect SW node to snubber and bootstrap capacitor. Do not combine these connections.
- Place all sensitive analog traces and components (including VOSNS, RSP, RSN, ILIM, MODE, VSEL and ADDR) far away from any high voltage switch node (itself and others), such as SW and BOOT to avoid noise coupling. In addition, place MODE, VSEL and ADDR programming resistors near the device pins.
- The RSP and RSN pins operate as inputs to a differential remote sense amplifier that operates with very high
  impedance. It is essential to route the RSP and RSN pins as a pair of diff-traces in Kelvin-sense fashion.
  Route them directly to either the load sense points (+ and –) or the output bulk capacitors. The internal circuit
  uses the VOSNS pin for on-time adjustment. It is critical to tie the VOSNS pin directly tied to VOUT (load
  sense point) for accurate output voltage result.

# 10.2 Layout Example






图 63. EVM Top View




图 65. EVM Inner Layer 1





图 66. EVM Inner Layer 2



# Layout Example (接下页)






图 67. EVM Inner Layer 3

图 68. EVM Inner Layer 4




图 69. EVM Bottom Layer



# Layout Example (接下页)

## 10.2.1 Mounting and Thermal Profile Recommendation

Proper mounting technique adequately covers the exposed thermal tab with solder. Excessive heat during the reflow process can affect electrical performance. 图 70 shows the recommended reflow oven thermal profile. Proper post-assembly cleaning is also critical to device performance. See the Application Report, *QFN/SON PCB Attachment*, (SLUA271) for more information.




图 70. Recommended Reflow Oven Thermal Profile

表 41. Recommended Thermal Profile Parameters

	PARAMETER	MIN	TYP	MAX	UNIT
RAMP UP ANI	D RAMP DOWN			•	
r <sub>RAMP(up)</sub>	Average ramp-up rate, T <sub>S(max)</sub> to T <sub>P</sub>			3	°C/s
r <sub>RAMP(down)</sub>	Average ramp-down rate, $T_P$ to $T_{S(max)}$			6	°C/s
PRE-HEAT					
T <sub>S</sub>	Pre-heat temperature	150		200	°C
t <sub>S</sub>	Pre-heat time, T <sub>S(min)</sub> to T <sub>S(max)</sub>	D T <sub>S(max)</sub> 60 180		180	s
REFLOW					
T <sub>L</sub>	Liquidus temperature		217		°C
T <sub>P</sub>	Peak temperature			260	°C
tL	Time maintained above liquidus temperature, T <sub>L</sub>	60		150	s
t <sub>P</sub>	Time maintained within 5°C of peak temperature, T <sub>P</sub>	20		40	s
t <sub>25P</sub>	Total time from 25°C to peak temperature, T <sub>P</sub>			480	s



# 11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 使用 WEBENCH® 工具定制设计方案

单击此处,使用 TPS549D22 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

- 1. 在开始阶段键入输出电压  $(V_{IN})$ 、输出电压  $(V_{OUT})$  和输出电流  $(I_{OUT})$  要求。
- 2. 使用优化器拨盘优化关键设计参数,如效率、封装和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com/WEBENCH。

#### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。单击右上角的*通知我* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.5 商标

D-CAP3, Eco-mode, NexFET, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

PMBus is a trademark of SMIF, Inc..

All other trademarks are the property of their respective owners.

#### 11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



www.ti.com.cn

# 12.1 Package Option Addendum

#### 12.1.1 Packaging Information

**Package Package Package** Device **Orderable Device** Status (1) Pins Eco Plan (2) Lead/Ball Finish(3) MSL Peak Temp (4) Op Temp (°C) Marking (5)(6) Type Drawing Qty TPS549D22RVFR **ACTIVE** LQFN-CLIP RVF 40 Pb-Free (RoHS Exempt) **CU NIPDAU** TPS549D22 2500 Level-2-260C-1 YEAR -40 to 125 TPS549D22RVFT ACTIVE LQFN-CLIP **RVF** 40 250 Pb-Free (RoHS Exempt) **CU NIPDAU** Level-2-260C-1 YEAR -40 to 125 TPS549D22

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only on Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## 12.1.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO Cavity AO


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers
	•

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS549D22RVFR	LQFN- CLIP	RVF	40	2500	330.0	16.4	5.35	7.35	1.7	8.0	16.0	Q3
TPS549D22RVFT	LQFN- CLIP	RVF	40	250	178.0	16.4	5.35	7.35	1.7	8.0	16.0	Q3





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS549D22RVFR	LQFN-CLIP	RVF	40	2500	367.0	367.0	38.0
TPS549D22RVFT	LQFN-CLIP	RVF	40	250	210.0	185.0	35.0

www.ti.com 19-Jun-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS549D22RVFR	ACTIVE	LQFN-CLIP	RVF	40	2500	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS549D22	Samples
TPS549D22RVFT	ACTIVE	LQFN-CLIP	RVF	40	250	RoHS-Exempt & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS549D22	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Jun-2021




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4211383/D








#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.
- 4. Reference JEDEC registration MO-220.






NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司