

# 具有断续电流限制的 TPS54678 2.95V 至 6V 输入、6A 同步降压 SWIFT™ 转换器

## 1 特性

- 采用两个 12mΩ (典型值) MOSFET, 可获得高效率 6A 持续输出电流
- 200kHz 至 2MHz 开关频率
- 在工作温度范围 (–40°C 至 150°C) 内具有 0.6V ±1% 电压基准
- 与外部时钟同步
- 以预偏置电压启动
- 电源正常输出
- 可调缓启动和排序
- 逐周期电流限制和断续电流保护
- 可调输入电压 UVLO
- 热增强型 16 引脚 3mm × 3mm WQFN (RTE) 封装
- 使用 TPS54678 并借助 WEBENCH® 电源设计器创建定制设计

## 2 应用

- 低电压、高密度电源系统
- 针对高性能 DSP、FPGA、ASIC 和微处理器的负载点调节
- 宽带、网络和光学领域
- 通信基础设施
- 游戏、数字电视和机顶盒

## 3 说明

TPS54678 器件是一款具有两个集成 MOSFET 的全功能 6V、6A、同步降压电流模式转换器。

TPS54678 集成了 MOSFET, 通过实施电流模式控制来减少外部组件数量, 通过启用高达 2MHz 的开关频率来减小电感器尺寸, 并借助小型 3mm × 3mm 热增强型 WQFN 封装最大限度减小 IC 尺寸, 从而实现小型设计。

TPS54678 在工作温度范围内以精确 (±1%) 的电压基准 ( $V_{REF}$ ) 为多种负载提供精确调节。

通过集成 12mΩ MOSFET, 最大限度提升效率。在使用使能 (EN) 引脚的情况下, 通过禁用器件可降低关断电源电流。

输出电压启动斜坡受控于软启动 (SS) 引脚, 还可以配置该引脚来控制排序或跟踪。借助预偏置电压, 可实现单调启动。通过使能引脚上的电阻分压器设定阈值, 可以提高欠压锁定。开漏电源正常信号表示输出处于其标称电压值的 93% 至 105% 之间。


逐周期电流限制、断续过流保护和热关断可在过流情况下保护器件不受损坏。

### 器件信息<sup>(1)</sup>


器件型号	封装	封装尺寸 (标称值)
TPS54678	WQFN (16)	3.00mm × 3.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化原理图



效率与输出电流间的关系



## 目录


<b>1</b>	<b>特性</b> .....	<b>1</b>	<b>8</b>	<b>Application and Implementation</b> .....	<b>21</b>
<b>2</b>	<b>应用</b> .....	<b>1</b>	8.1	Application Information.....	21
<b>3</b>	<b>说明</b> .....	<b>1</b>	8.2	Typical Application .....	21
<b>4</b>	<b>修订历史记录</b> .....	<b>2</b>	<b>9</b>	<b>Power Supply Recommendations</b> .....	<b>32</b>
<b>5</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	<b>10</b>	<b>Layout</b> .....	<b>32</b>
<b>6</b>	<b>Specifications</b> .....	<b>4</b>	10.1	Layout Guidelines .....	32
6.1	Absolute Maximum Ratings .....	4	10.2	Layout Example .....	33
6.2	ESD Ratings .....	4	10.3	Power Dissipation Estimate .....	33
6.3	Recommended Operating Conditions.....	4	<b>11</b>	<b>器件和文档支持</b> .....	<b>35</b>
6.4	Thermal Information .....	4	11.1	器件支持 .....	35
6.5	Electrical Characteristics.....	5	11.2	文档支持 .....	35
6.6	Typical Characteristics .....	7	11.3	接收文档更新通知 .....	35
<b>7</b>	<b>Detailed Description</b> .....	<b>11</b>	11.4	社区资源 .....	35
7.1	Overview .....	11	11.5	商标 .....	36
7.2	Functional Block Diagram .....	12	11.6	静电放电警告 .....	36
7.3	Feature Description.....	12	11.7	Glossary .....	36
7.4	Device Functional Modes.....	17	<b>12</b>	<b>机械、封装和可订购信息</b> .....	<b>36</b>

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

<b>Changes from Revision A (November 2015) to Revision B</b>	<b>Page</b>
• 仅有编辑更改，无技术内容更改；为 WEBENCH 添加了链接 .....	<b>1</b>
<b>Changes from Original (June 2012) to Revision A</b>	<b>Page</b>
• 添加了引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分 .....	<b>1</b>
• Changed <i>Thermal Information</i> table values.....	<b>4</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AGND	5	G	Analog ground should be electrically connected to GND close to the device.
BOOT	13	I	A bootstrap capacitor is required between BOOT and PH. If the voltage on this capacitor is below the minimum required by the BOOT UVLO, the output is forced to switch off until the capacitor is refreshed.
COMP	7	O	Error amplifier output, and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	15	I	Enable pin, internal pullup current source. Pull below 1.2 V to disable. Float to enable. Can be used to set the on and off threshold (adjust UVLO) with two additional resistors.
GND	3	G	Power ground. This pin should be electrically connected directly to the thermal pad under the device.
	4		
PH	10	O	The source of the internal high-side power MOSFET, and drain of the internal low-side (synchronous) rectifier MOSFET.
	11		
	12		
PWRGD	14	O	An open-drain output asserts low if output voltage is low due to thermal shutdown, overvoltage, undervoltage, or EN shut down.
RT/CLK	8	I/O	Resistor Timing or External Clock input pin
SS/TR	9	I/O	Slow-start and Tracking. An external capacitor connected to this pin sets the output voltage rise time. This pin can also be used for tracking.
VIN	1	I	Input supply voltage, 2.95 V to 6 V
	2		
	16		
VSENSE	6	I	Inverting node of the transconductance (gm) error amplifier
Thermal Pad		–	GND pin should be connected to the exposed thermal pad for proper operation. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good thermal performance.

(1) I = Input, O = Output, G = Ground

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	VIN, EN	−0.3	7	V
	RT/CLK, PWRGD	−0.3	6	
	COMP, SS/TR, VSENSE	−0.3	3	
Output voltage	BOOT-PH		7	V
	PH	−0.7	7	
	PH (20 ns transient)	−2	10	
	PH (5 ns transient)	−4	12	
Source current	EN, RT/CLK		100	μA
Sink current	COMP, SS		100	μA
	PWRGD		10	mA
Operating junction temperature, TJ		−40	150	°C
Storage temperature, Tstg		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

		VALUE	UNIT
V(ESD)	Electrostatic discharge		
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VIN	Input voltage	3	6	V
TJ	Operating junction temperature	−40	150	°C

### 6.4 Thermal Information<sup>(1)</sup>

THERMAL METRIC <sup>(2)</sup>		TPS54678	UNIT
		RTE (WQFN)	
		16 PINS	
RθJA	Junction-to-ambient thermal resistance	43.4	°C/W
RθJC(top)	Junction-to-case (top) thermal resistance	44.2	°C/W
RθJB	Junction-to-board thermal resistance	14.6	°C/W
ψJT	Junction-to-top characterization parameter	0.6	°C/W
ψJB	Junction-to-board characterization parameter	14.5	°C/W
RθJC(bot)	Junction-to-case (bottom) thermal resistance	4.1	°C/W

- (1) Unless otherwise specified, metrics listed in this table refer to JEDEC high-K board measurements

- (2) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ,  $V_{IN} = 2.95$  to  $6\text{ V}$  (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Operating input voltage		2.95		6	V
Shutdown supply current	EN = 0 V, 25°C, 2.95 V ≤ VIN ≤ 6 V		1	3	μA
Operating non-switching supply current	VSENSE = 0.6 V, VIN = 5 V, 25°C, fSW = 500 kHz		570	800	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.3		V
Enable threshold	Falling		1.18		V
Input current	Enable threshold + 50 mV		−3.5		μA
Input current	Enable threshold − 50 mV		−0.70		μA
VOLTAGE REFERENCE					
Voltage reference	2.95 V ≤ VIN ≤ 6 V, −40°C < TJ < 150°C	0.594	0.600	0.606	V
MOSFET					
High-side switch resistance	BOOT-PH = 5 V		12	25	mΩ
High-side switch resistance	BOOT-PH = 2.95 V		17	33	
Low-side switch resistance	BOOT-PH = 5 V		12	25	mΩ
Low-side switch resistance	BOOT-PH = 2.95 V		17	33	
ERROR AMPLIFIER					
Input current			7		nA
Error amplifier transconductance (gm)	−2 μA < ICOMP < 2 μA VCOMP = 1 V		245		umhos
Error amplifier transconductance (gm) during slow-start	−2 μA < ICOMP < 2 μA VCOMP = 1 V, V(VSENSE) = 0.4 V		80		umhos
Error amplifier source and sink	VCOMP = 1 V 100-mV overdrive		±20		μA
COMP to Iswitch gm			20		A/V
CURRENT LIMIT					
Current limit threshold	Fs = 500 KHz	9.5	10.5	11.5	A
Cycles before entering hiccup during overcurrent			512		cycles
Hiccup cycles			16384		cycles
Low-side sourcing current threshold		7	8.5	10.5	A
Low-side FET reverse current protection			4		A
THERMAL SHUTDOWN					
Thermal shutdown			170		°C
Hysteresis			15		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
Switching frequency range using RT mode		200		2000	kHz
Switching frequency	Rt = 82.5 kΩ	400	500	600	kHz
Switching frequency range using CLK mode		300		2000	kHz
Minimum CLK pulse width			75		ns
RT/CLK voltage	R(RT/CLK) = 82.5 kΩ		0.5		V
RT/CLK high threshold			1.6	2.2	V
RT/CLK low threshold		0.4	0.6		V
RT/CLK falling edge to PH rising edge delay	Measure at 500 kHz with RT resistor in series		55		ns
PLL lock in time	Measure at 500 kHz		40		μs

## Electrical Characteristics (continued)


 $T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ,  $V_{IN} = 2.95$  to  $6\text{ V}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PH (PH PIN)</b>					
Minimum ON-time	Measured at 50% points on PH. $I_{OUT} = 3\text{ A}$		85	110	ns
	Measured at 50% points on PH. $I_{OUT} = 0\text{ A}$		100		ns
Minimum OFF-time	Prior to skipping off pulses, $BOOT-PH = 3\text{ V}$ , $I_{OUT} = 3\text{ A}$		70		ns
Rise and fall dV/dT	$BOOT-PH = 3\text{ V}$ ; $I_O = 6\text{ A}$		1.5		V/ns
<b>BOOT (BOOT PIN)</b>					
Charging resistor	$V_{IN} = 6\text{ V}$ , $BOOT-PH = 6\text{ V}$		7		$\Omega$
BOOT-PH UVLO	$V_{IN} = 3.3\text{ V}$		2.2		V
<b>SLOW START AND TRACKING (SS/TR PIN)</b>					
Charge current	$V_{(SS/TR)} < 0.15\text{ V}$		47		$\mu\text{A}$
	$V_{(SS/TR)} > 0.15\text{ V}$		2.2		
SS/TR to VSENSE matching	$V_{IN} = 3.3\text{ V}$		60		mV
SS/TR to reference crossover	98% nominal		0.8		V
SS/TR discharge voltage (overload)	$V_{SENSE} = 0\text{ V}$		4.5		mV
SS/TR discharge to current (overload)	$V_{SENSE} = 0\text{ V}$ ; $V_{(SS/TR)} = 4\text{ V}$		95		$\mu\text{A}$
SS/TR discharge current (UVLO, EN, thermal fault)	$V_{IN} = 3\text{ V}$ ; $V_{(SS/TR)} = 4\text{ V}$		925		$\mu\text{A}$
<b>POWER GOOD (PWRGD PIN)</b>					
VSENSE threshold	VSENSE falling (Fault)		91		% $V_{REF}$
	VSENSE rising (Good)		93		% $V_{REF}$
	VSENSE rising (Fault)		105		% $V_{REF}$
	VSENSE falling (Good)		103		% $V_{REF}$
Output high leakage	$V_{SENSE} = V_{REF}$ , $V_{(PWRGD)} = 5.5\text{ V}$		2		nA
ON-Resistance	$V_{IN} = 5\text{ V}$		65	120	$\Omega$
Output low	$I_{(PWRGD)} = 2.5\text{ mA}$		0.2	0.3	V
Minimum VIN for valid output	$V_{(PWRGD)} < 0.5\text{ V}$ at $100\text{ }\mu\text{A}$		1.2	1.5	V


## 6.6 Typical Characteristics




**Figure 1. Shutdown Supply Current vs Junction Temperature**




**Figure 2. VIN Operating Current vs Junction Temperature**




**Figure 3. EN Pin Voltage vs Junction Temperature**



**Figure 4. EN Pin Current vs Junction Temperature**




**Figure 5. Voltage Reference vs Junction Temperature**




**Figure 6. MOSFET R<sub>DS(on)</sub> vs Junction Temperature**


## Typical Characteristics (continued)




**Figure 7. Transconductance vs Junction Temperature**




**Figure 8. High-Side FET Current Limit vs Junction Temperature**




**Figure 9. Switching Frequency vs RT Pin Resistance**



**Figure 10. Switching Frequency vs Junction Temperature**



**Figure 11. VSS Voltage Threshold vs Junction Temperature**



**Figure 12. SS Charge Current vs Junction Temperature**



## Typical Characteristics (continued)




Figure 13. SS Charge Current vs Junction Temperature




Figure 14. PWRGD  $R_{DS(on)}$  vs Junction Temperature




Figure 15. PWRGD Threshold vs Junction Temperature




Figure 16. PWRGD Leakage Current vs Junction Temperature




Figure 17. Efficiency vs Load Current






Figure 18. Efficiency vs Load Current

## Typical Characteristics (continued)



**Figure 19. Efficiency vs Load Current**



**Figure 20. Efficiency vs Load Current**

## 7 Detailed Description

### 7.1 Overview

The TPS54678 is a 6-V, 6-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve the performance during line and load transients the device implements a constant frequency, peak current mode control which reduces output capacitance and simplifies external frequency compensation design. The wide switching frequency range of 200 kHz to 2000 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device has an internal phase lock loop (PLL) on the RT/CLK pin that is used to synchronize the power switch turn on to a falling edge of an external system clock.

The TPS54678 has a typical default start-up voltage of 2.4 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The total operating current for the TPS54678 is typically 570  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is less than 3  $\mu$ A.

The integrated 12-m $\Omega$  MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 6 amperes. The TPS54678 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. This BOOT circuit allows the TPS54678 to operate approaching 100%. The output voltage can be stepped down to as low as the 0.60-V reference.

TPS54678 features monotonic start-up under prebias conditions. The low-side FET turns on for a short time period every cycle before the output voltage reaches the prebiased voltage. This ensures the boot cap has enough charge to turn on the top FET when the output voltage reaches the prebiased voltage.


The TPS54678 has a power good comparator (PWRGD) with 2% hysteresis.

The TPS54678 minimizes excessive output overvoltage transients by taking advantage of the overvoltage power good comparator. When the regulated output voltage is greater than 105% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 103%.

The SS/TR (slow-start or tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor should be coupled to the pin for slow-start. The SS/TR pin is discharged before the output power up to ensure a repeatable restart after an overtemperature fault, UVLO fault or disabled condition. To optimize the output startup waveform, two levels of SS current are implemented.

To reduce the power dissipation of TPS54678 during overcurrent event, the hiccup protection is implemented beyond the cycle-by-cycle protection.

## 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Fixed Frequency PWM Control

The TPS54678 uses a settable fixed frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the high-side power switch current. When the power switch current reaches the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements a current limit by clamping the COMP pin voltage to a maximum level and implements a sleep mode with a minimum clamp.

### 7.3.2 Slope Compensation and Output Current

The TPS54678 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current maintains constant over the full duty cycle range.

### 7.3.3 Bootstrap Voltage (Boot) and Low Dropout Operation

The TPS54678 has an integrated boot regulator and requires a small ceramic capacitor between the BOOT and PH pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be 0.1  $\mu\text{F}$ . A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

To improve dropout, the TPS54678 is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than 2.2 V. The high-side MOSFET is turned off using an UVLO circuit, allowing for the low-side MOSFET to conduct, when the voltage from BOOT to PH drops below 2.2 V. Because the supply current sourced from the BOOT pin is low, the high-side MOSFET can remain on for more switching cycles than are required to refresh the capacitor, thus the effective duty of the switching regulator is high.

## Feature Description (continued)

### 7.3.4 Error Amplifier

The TPS54678 has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the SS/TR pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is 245  $\mu\text{A/V}$  during normal operation. During the slow-start operation, the transconductance is a fraction of the normal operating gm. The frequency compensation components are added to the COMP pin to ground.

### 7.3.5 Voltage Reference

The voltage reference system produces a precise  $\pm 1\%$  voltage reference over temperature by scaling the output of a temperature stable bandgap circuit. During production, the bandgap and scaling circuits are trimmed to produce 0.6 V at the amplifier output.

### 7.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. TI recommends using 1% tolerance or better divider resistors. Start with a 20-k $\Omega$  resistor for R1 and use Equation 1 to calculate R2. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator will be more susceptible to noise and voltage errors from the VSENSE input current will be noticeable.

$$R2 = R1 \times \left( \frac{0.6 \text{ V}}{V_O - 0.6 \text{ V}} \right) \quad (1)$$





Figure 21. Voltage Divider Circuit

### 7.3.7 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low Iq state. If an application requires controlling the EN pin, use open drain or open collector output logic to interface with the pin.

For input undervoltage lockout (UVLO), use the EN pin as shown in Figure 22 to set up the UVLO by using the two external resistors. Once the EN pin voltage exceeds 1.3 V, an additional 2.8  $\mu\text{A}$  of hysteresis is added. This additional current facilitates input voltage hysteresis. Use Equation 2 to set the external hysteresis for the input voltage. Use Equation 3 to set the input startup voltage. TI recommends that the minimum input shutdown voltage be set at 2.45 V or higher to ensure proper operation before shutdown.

## Feature Description (continued)



**Figure 22. Set Up Input Undervoltage Lockout.**

$$R1 = \frac{V_{\text{START}} \left( \frac{V_{\text{EN\_FALLING}}}{V_{\text{EN\_RISING}}} \right) - V_{\text{STOP}}}{I_p \left( 1 - \frac{V_{\text{EN\_FALLING}}}{V_{\text{EN\_RISING}}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{\text{EN\_FALLING}}}{V_{\text{STOP}} - V_{\text{EN\_FALLING}} + R1 \times (I_p + I_h)}$$

where

- $R_1$  and  $R_2$  are in  $\Omega$
  - $I_h = 2.8 \mu\text{A}$
  - $I_p = 0.7 \mu\text{A}$
  - $V_{\text{EN\_RISING}} = 1.3 \text{ V}$
  - $V_{\text{EN\_FALLING}} = 1.18 \text{ V}$
- (3)

### 7.3.8 Soft-Start Pin

TPS54678 effectively uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage of the power supply and regulates the output accordingly. A capacitor on the SS/TR pin to ground will implement a slow-start time. The TPS54678 has an internal pullup current source of  $47 \mu\text{A}$  when  $V_{(\text{SS/TR})}$  is less than  $0.15 \text{ V}$  and  $2.2 \mu\text{A}$  when  $V_{(\text{SS/TR})}$  is higher than  $0.15 \text{ V}$ . The  $I_{\text{SS}}$  charges the external slow-start capacitor. The equation for the slow-start time is shown in Equation 4 considering the fact the first  $47 \mu\text{A}$  charges the SS to  $0.15 \text{ V}$ . The  $2.2 \mu\text{A}$  then charges the SS from  $0.15 \text{ V}$  to about  $0.8 \text{ V}$  for the handoff of the SS voltage to reference voltage.

$$C_{\text{SS}}(\text{nF}) = 3 \times T_{\text{ss}}(\text{mS}) \quad (4)$$

If during normal operation, the VIN UVLO is exceeded, EN pin pulled below  $1.2 \text{ V}$ , or a thermal shutdown event occurs, the TPS54678 will stop switching and the SS/TR must be discharged to about  $60 \text{ mV}$  before reinitiating a powering-up sequence.

The VSENSE voltage will follow the SS/TR pin voltage up to 90% of the internal voltage reference. When the SS/TR voltage is greater than 90% of the internal voltage, the effective system reference voltage will transit from the SS/TR voltage to the internal voltage reference.

## Feature Description (continued)

### 7.3.9 Sequencing

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins. The sequential method can be implemented using an open-drain or collector output of a power on reset pin of another device. The sequential method is shown in Figure 23. The power good is coupled to the EN pin on the TPS54678, which will enable the second power supply once the primary supply reaches regulation.




Figure 23. Sequential Start-Up Sequence

### 7.3.10 Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54678 is adjustable over a wide range from approximately 200 kHz to 2000 kHz by placing a maximum of 210 kΩ and minimum of 18 kΩ, respectively, on the RT/CLK pin. The RT/CLK is typically 0.5 V. To determine the timing resistance for a given switching frequency, use the curve in Figure 24. To reduce the solution size one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered.

The minimum controllable on time is typically 85 ns at 3-A current load and 100 ns at no load, and will limit the maximum operating input voltage or output voltage.

$$R_T(\text{k}\Omega) = \frac{56183}{[F_{\text{SW}}(\text{KHz})]^{1.052}} \quad (5)$$




Figure 24. Switching Frequency vs RT Set Resistor

## Feature Description (continued)

### 7.3.11 Overcurrent Protection

The TPS54678 implements current mode control which uses the COMP pin voltage to turn off the high-side MOSFET and turn on the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the COMP pin voltage are compared, when the peak switch current intersects the COMP voltage the high-side switch is turned off.

#### 7.3.11.1 High-Side Overcurrent Protection

During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally. This clamp functions as a high-side switch current limit. When the high-side switch current limit occurs consecutively for 512 CLK cycles, the converter enters hiccup mode in which no switching action happens for about 16000 cycles. This helps to reduce the power consumption during an overcurrent event.

#### 7.3.11.2 Low-Side Overcurrent Protection

The conduction current of the low-side MOSFET is also monitored by TPS54678. During normal operation, the low-side sources current into the load. When the sourcing current reaches the internally set low-side sourcing (forward) current limit, the high-side is not turned on and skipped during the next clock cycle. Under this condition, the low-side is kept on until the sourcing current becomes less than the internally set current limit and then the high-side is turned on at the beginning of the following clock cycle. This ensures protection under an output short condition; thereby, preventing current run-away.

The low-side can also sink current from the load. If the low-side sinking (reverse) current limit is exceeded, the low-side is turned off immediately for the rest of the clock cycle. Under this condition, both the high-side and low-side are off until the start of the next cycle.

### 7.3.12 Safe Start-Up into Prebiased Outputs

The TPS54678 allows monotonic start-up into prebiased output. The low-side FET turns on for a short time period every cycle before the output voltage reaches the prebiased voltage. This ensures the boot cap has enough charge to turn on the top FET when the output voltage reaches the prebiased voltage.

The TPS54678 also implements low-side current protection by detecting the voltage over the low-side MOSFET. When the converter sinks current through the low side FET and if the current exceeds 4 A, the control circuit turns the low-side FET off. Due to the implemented prebias function, the low-side FET reverse current protection should not be reached, but it provides another layer of protection.

### 7.3.13 Synchronize Using the RT/CLK Pin

The RT/CLK pin is used to synchronize the converter to an external system clock. See [Figure 25](#). To implement the synchronization feature in a system connect a square wave to the RT/CLK pin with on time at least 75 ns. The square wave amplitude at this pin must transition lower than 0.6 V and higher than 1.6 V. The synchronization frequency range is 300 kHz to 2000 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin.



## Feature Description (continued)




Figure 25. Synchronizing to a System Clock

### 7.3.14 Power Good (PWRGD Pin)

The PWRGD pin is an open-drain output and pulls the PWRGD pin low when the VSENSE voltage is less than 91% or greater than 105% of the nominal internal reference voltage.

There is a 2% hysteresis, so once the VSENSE pin is within 93% to 103% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats. TI recommends to use a pullup resistor between the values of 1 kΩ and 100 kΩ to a voltage source that is 5.5 V or less. The PWRGD is in a valid state once the VIN input voltage is greater than 1.2 V.

### 7.3.15 Overvoltage Transient Protection

The TPS54678 incorporates an overvoltage transient protection (OVTP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP feature minimizes the output overshoot by implementing a circuit to compare the VSENSE pin voltage to OVTP threshold which is 105% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVTP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVTP threshold the high-side MOSFET is allowed to turn on the next clock cycle.

### 7.3.16 Thermal Shutdown


The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 170°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. When the die temperature decreases below 155°C, the device reinitiates the power-up sequence by discharging the SS/TR pin to about 60 mV. The thermal shutdown hysteresis is 15°C.

## 7.4 Device Functional Modes

### 7.4.1 Small Signal Model for Loop Response

The [Figure 26](#) shows an equivalent model for the TPS54678 control loop that can be modeled in a circuit simulation program to check frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a gm of 245 μA/V. The error amplifier can be modeled using an ideal voltage controlled current source. The resistor R<sub>O</sub> and capacitor C<sub>O</sub> model the open loop gain and frequency response of the amplifier.


## Device Functional Modes (continued)



**Figure 26. Small Signal Model for Loop Response**

### 7.4.2 Simple Small Signal Model for Peak Current Mode Control


Figure 26 is a simple small signal model that can be used to understand how to design the frequency compensation. The TPS54678 power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 6 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 26) is the power stage transconductance. The  $g_m$  for the TPS54678 is 20 A/V. The low-frequency gain of the power stage frequency response is the product of the transconductance and the load resistance as shown in Equation 7. As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 8). The combined effect is highlighted by the dashed line in Figure 28. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions, which makes it easier to design the frequency compensation.



Copyright © 2016, Texas Instruments Incorporated

**Figure 27. Small Signal Model For Peak Current Mode Control**

## Device Functional Modes (continued)



**Figure 28. Frequency Response Model for Peak Current Mode Control**

$$\frac{V_O}{V_C} = A_{dc} \times \left( \frac{1 + \frac{s}{2\pi \times f_z}}{1 + \frac{s}{2\pi \times f_p}} \right) \quad (6)$$


$$A_{dc} = g_{m_{ps}} \times R_L \quad (7)$$

$$f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (8)$$

$$f_z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (9)$$

### 7.4.3 Small Signal Model for Frequency Compensation

The TPS54678 uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used frequency compensation circuits. The compensation circuits are shown in [Figure 29](#). The Type 2 circuits are normally implemented in high-bandwidth power supply designs using low ESR output capacitors. In Type 2A, one additional high-frequency pole is added to attenuate high-frequency noise.

**Device Functional Modes (continued)**

**Figure 29. Types of Frequency Compensation**

The design guidelines for TPS54678 loop compensation are as follows:

1. Set up crossover frequency  $f_c$ .
2.  $R_3$  can be determined by [Equation 10](#):

$$R_3 = \frac{2\pi \times f_c \times V_O \times C_{OUT}}{g_{m_{ea}} \times V_{REF} \times g_{m_{ps}}}$$

where

- $g_{m_{ea}}$  is the GM amplifier gain,
- $g_{m_{ps}}$  is the power stage gain (20 A/V).

(10)

3. Place a compensation zero at the dominant pole  $f_p = \frac{1}{C_{OUT} \times R_L \times 2\pi}$ .  $C_1$  can be determined by [Equation 11](#):

$$C_1 = \frac{R_L \times C_{OUT}}{R_3}$$

(11)

4.  $C_2$  is optional. It can be used to cancel the zero from ESR of the  $C_o$  in [Equation 12](#):

$$C_2 = \frac{R_{ESR} \times C_{OUT}}{R_3}$$


(12)

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

This example details the design of a high-frequency switching regulator design using ceramic output capacitors. This design is available as the TPS54678EVM-155 (PWR155) evaluation module (EVM).

This section details a high-frequency, 1.2-V output power supply design application with adjusted UVLO.



**Figure 30. Typical Application Schematic, TPS54678**

### 8.2.1 Design Requirements

Table 1 lists the design parameters of the TPS54678.

### Table 1. Design Parameters

PARAMETER		NOTES AND CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage	Operating	3	5	6	V
V <sub>OUT</sub>	Output voltage			1.2		V
ΔV <sub>OUT</sub>	Transient response	3-A load step		5%		
I <sub>OUT(max)</sub>	Maximum output current				6	A
V <sub>OUT(ripple)</sub>	Output voltage ripple				30	mV <sub>P-P</sub>
f <sub>SW</sub>	Switching frequency			500		kHz

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Custom Design With WEBENCH® Tools

Click [here](#) to create a custom design using the TPS54678 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.2.2 Step One: Select the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, it is desirable to choose the highest switching frequency possible since this produces the smallest component solution size. The high switching frequency allows for lower value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which degrade the performance of the converter. This SWIFT™ converter is capable of running from 200 kHz to 2 MHz. Unless a small solution size is the top priority, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and high-efficiency operation. Using [Equation 13](#),  $R_T$  is calculated to be 81.34 kΩ. A standard 1% 82.5-kΩ value was chosen for the design.

$$R_T(k\Omega) = \frac{56183}{(F_{SW})^{1.052}} = \frac{56183}{(500)^{1.052}} = 81.34 \text{ k}\Omega$$

where

- $R_T$  is in kΩ
- $F_{SW}$  is in kHz

(13)

### 8.2.2.3 Step Two: Select the Output Inductor

The inductor selected works for the entire TPS54678 input voltage range. To calculate the value of the output inductor, use [Equation 14](#).  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high-inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer, however  $K_{IND}$  is usually chosen between 0.1 to 0.3 for the majority of applications.

For this design example, a value of  $K_{IND} = 0.3$  was used at 6  $V_{IN}$  and 6  $A_{OUT}$ , and the inductor value is calculated to be 1.06  $\mu$ H. For this design, the nearest standard value of 1.2  $\mu$ H was chosen. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from [Equation 16](#) and [Equation 17](#).

For this design, the RMS inductor current is 6.02 A and the peak inductor current is 6.8 A. The chosen inductor is a Coilcraft XAL5030-122ME. It has a saturation current rating of 11.8 A (20% inductance loss) and a RMS current rating of 8.7 A (20°C temperature rise). The series resistance is 6.78 mΩ typical.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

$$L1 = \frac{V_{IN\_MAX} - V_{OUT}}{I_o \times K_{IND}} \times \frac{V_{OUT}}{V_{IN\_MAX} \times F_{SW}} \quad (14)$$

$$I_{RIPPLE} = \frac{V_{IN\_MAX} - V_{OUT}}{L1} \times \frac{V_{OUT}}{V_{IN\_MAX} \times F_{SW}} \quad (15)$$

$$I_{IND\_RMS} = \sqrt{I_o^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times (V_{IN\_MAX} - V_{OUT})}{V_{IN\_MAX} \times L1 \times F_{SW}} \right)^2} \quad (16)$$

$$I_{IND\_peak} = I_o + \frac{I_{RIPPLE}}{2} \quad (17)$$

#### 8.2.2.4 Step Three: Choose the Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. Along with the inductor, the output capacitor determines the output voltage ripple, and also how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these two criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not due to limited control speed. The regulator is temporarily not able to supply sufficient change in output current if there is a large, fast increase or decrease in the current needs of the load such as transitioning from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change, or conversely, absorb the excess current from the inductor. Because the output voltage is less than half the input voltage, the worst-case deviation in output voltage occurs when the load has an extremely rapid reduction in current, or a load dump. The desired specification is a 50% or 3-A load step, and a resulting voltage deviation of no more than 5%, or 60mV. When a load dump occurs, the excess stored current in the inductor will tend to charge the output capacitors, and the best the converter can achieve to limit the increase in output voltage is to fold back the duty cycle to zero. Under these circumstances, the amount of rise in output voltage is defined by the energy from the choke being fully absorbed by the capacitor bank. Equation 18 through Equation 20 can be used to calculate the required capacitor bank value.

For this example, the transient load response is specified as a 5% change in  $V_{out}$  for a 50% load step from 3 A to 0 A. So,  $\Delta I_{OUT} = 3$  A and  $\Delta V_{OUT} = 0.05 \times 1.2 = 0.06$  V. Using these numbers gives a minimum capacitance of 73.2  $\mu$ F. This calculation does not take the ESR of the output capacitor into account in the output voltage change, and it does not account for latency in control loop speed. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

$$\text{Energy}_{IND} = 0.5 \times L \times I^2 = 0.5 \times 1.2 \mu \times 3^2 = 5.4 \mu \text{Joule} \quad (18)$$

$$\text{Energy}_{CAP\text{Initial}} = 0.5 \times C \times V^2 = 0.5 \times C \times 1.2^2$$

$$\text{Energy}_{CAP\text{Final}} = 0.5 \times C \times 1.2^2 + \text{Energy}_{IND} = 0.5 \times C \times (1.2 + 0.06)^2 \quad (19)$$

Solving for C:

$$C_{Bank} = \frac{5.4 \mu \text{J}}{(0.7938 - 0.72)} = 73.17 \mu \text{F} \quad (20)$$

This 73.17  $\mu$ F defines the minimum capacitance required to meet the transient spec; however, because the control loop speed is finite, more capacitance than this is required to meet desired performance.

**Equation 21** calculates the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 60 mV. Under this requirement, **Equation 21** yields 13.33  $\mu\text{F}$ .

$$C_{\text{Bank}} = \frac{1}{(8 \times F_{\text{SW}})} \times \frac{1}{\frac{V_{\text{RIPPLE}}}{I_{\text{RIPPLE}}}} = 13.33 \mu\text{F}$$

where

- $F_{\text{SW}}$  is the switching frequency,
  - $V_{\text{RIPPLE}}$  is the maximum allowable output voltage ripple,
  - and  $I_{\text{RIPPLE}}$  is the inductor ripple current.
- (21)

**Equation 22** calculates the maximum ESR for the capacitor bank to meet the output voltage ripple specification. **Equation 22** indicates the ESR should be less than 37.5 m $\Omega$ . In this case, the ESR of the ceramic capacitor bank is less than 37.5 m $\Omega$ .

$$R_{\text{ESR}} < \frac{V_{\text{RIPPLE}}}{I_{\text{RIPPLE}}} \quad (22)$$

Additional capacitance de-ratings for aging, temperature and DC bias should be factored in which increases the minimum value calculated in **Equation 20**. For this example, five 47- $\mu\text{F}$  10-V X5R ceramic capacitors with 3 m $\Omega$  of ESR are used. The estimated capacitance after derating is  $5 \times 47 \mu\text{F} \times 0.9 = 211.5 \mu\text{F}$ .

#### 8.2.2.5 Step Four: Select the Input Capacitor

The TPS54678 requires a high-quality ceramic, type X5R or X7R, input-decoupling capacitor of at least 10  $\mu\text{F}$  of effective capacitance and in some applications a bulk capacitance. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54678. The input ripple current can be calculated using **Equation 23**.

$$I_{\text{RMS}} = I_{\text{OUT}} \times \sqrt{\frac{V_{\text{OUT}}}{V_{\text{IN\_MIN}}} \times \frac{(V_{\text{IN\_MIN}} - V_{\text{OUT}})}{V_{\text{IN\_MIN}}}} \quad (23)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 10-V voltage rating is required to support the maximum input voltage. For this example, three 47- $\mu\text{F}$  and one 0.10- $\mu\text{F}$  10-V capacitors in parallel have been selected. In addition to these low ESR capacitors, an input bulk cap of 220- $\mu\text{F}$  electrolytic is included so as to provide low source impedance at low frequencies for instances where the input voltage source is connected with a lossy feed.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using **Equation 24**. Using the design example values,  $I_{\text{OUT\_MAX}} = 6 \text{ A}$ ,  $C_{\text{IN}} = 141 \mu\text{F}$  (neglecting the electrolytic due to high ESR),  $F_{\text{SW}} = 500 \text{ kHz}$ , yields an input voltage ripple of 21.3 mV and an rms input ripple current of 2.94 A.

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT\_MAX}} \times 0.25}{C_{\text{IN}} \times F_{\text{SW}}} \quad (24)$$



### 8.2.2.6 Step Five: Choose the Soft-Start Capacitor

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach the nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may cause the TPS54678 to trip OCP, or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate mitigates both of these issues.

The slow-start capacitor value can be calculated using [Equation 25](#). For the example circuit, the slow-start time is not critical because the output capacitor value is  $5 \times 47 \mu\text{F}$  which does not require much current to charge to 1.2 V. The example circuit has the slow-start time set to an arbitrary value of 3.33 ms, which requires a 10-nF capacitor.

$$C_{SS} = 3 \times T_{SS} \quad (25)$$

### 8.2.2.7 Step Six: Select the Bootstrap Capacitor

A 0.1- $\mu\text{F}$  ceramic capacitor must be connected between the BOOT and PH pins for proper operation. TI recommends to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10 V or higher voltage rating.

### 8.2.2.8 Step Eight: Select Output Voltage and Feedback Resistors

For the example design, 20 k $\Omega$  was selected for R10. Using [Equation 26](#), R9 is calculated also as 20 k $\Omega$ .

$$R_9 = R_{10} \times \left( \frac{V_{OUT}}{V_{REF}} - 1 \right) \quad (26)$$

#### 8.2.2.8.1 Output Voltage Limitations

Due to the internal design of the TPS54678, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable ON-time. The minimum output voltage in this case is given by [Equation 27](#).

$$V_{OUT\_MIN} = t_{ON\_MIN} \times F_{SW\_MAX} (V_{IN\_MAX} - I_{OUT\_MIN} \times R_{DS(ON)MIN}) - I_{OUT\_MIN} \times (R_L + R_{DS(ON)MIN})$$

where

- $V_{OUT\_MIN}$  = minimum achievable output voltage
- $t_{ON\_MIN}$  = minimum controllable ON-time (100 ns typical, 120 ns no load)
- $F_{SW\_MAX}$  = maximum switching frequency including tolerance
- $V_{IN\_MAX}$  = maximum input voltage
- $I_{OUT\_MIN}$  = minimum load current
- $R_{DS(ON)MIN}$  = minimum high-side MOSFET ON-resistance (see [Electrical Characteristics](#))
- $R_L$  = series resistance of output inductor

(27)

There is also a maximum achievable output voltage which is limited by the minimum off time. The maximum output voltage is given by Equation 28.

$$V_{OUT\_MAX} = V_{IN} \times \left( 1 - \frac{t_{OFF\_MAX}}{Period} \right) - I_{OUT\_MAX} \times (R_{DS(ON)MAX} + R_L) - (0.7 - I_{OUT\_MAX} \times R_{DS(ON)MAX}) \times \left( \frac{t_{DEAD}}{Period} \right)$$

where

- $V_{OUT\_MAX}$  = maximum achievable output voltage
- $V_{IN}$  = minimum input voltage
- $t_{OFF\_MAX}$  = maximum OFF-time (180 ns typical for adequate margin)
- $Period = 1/F_s$
- $I_{OUT\_MAX}$  = maximum current
- $R_{DS(ON)MAX}$  = maximum high-side MOSFET ON-resistance (see [Electrical Characteristics](#))
- $R_L$  = DCR of the inductor
- $t_{DEAD}$  = dead time (40 ns)

(28)


### 8.2.2.9 Step Nine: Select Loop Compensation Components

There are several possible methods to design closed-loop compensation for DC/DC converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at –20 dB/decade above the modulator pole frequency. The power stage phase is zero degrees at low frequencies and starts to fall one decade below the modulator pole frequency reaching a minimum of –90 degrees one decade above the modulator pole frequency. In this case the modulator pole is a simple pole shown in Equation 29.

$$F_{PMOD} = \frac{1}{2\pi C_{OUT} R_{LOAD}}$$

(29)

For the TPS54678 most circuits will have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics will deviate from the ideal approximations. The phase loss of the power stage will extend beyond –90 degrees and can approach –180 degrees, making compensation more difficult. The power stage transfer function can be solved but it is a tedious hand calculation that does not lend itself to simple approximations. It is easier to either simulate the circuit or to actually measure the plant transfer function so that a reliable compensation circuit can be designed. The latter technique used in this design procedure. The power stage plant was measured and is shown in Figure 31.



**Figure 31. Measured Plant Bode**

For this design, the desired crossover frequency  $F_c$  is 50 kHz. From the power stage gain and phase plot above, the gain at 50 kHz is –10.6 dB and the phase is –123.3 degrees. Because the plant phase loss is greater than –90 degrees, to achieve at least 60 degrees of phase margin, additional phase boost from a feedforward capacitor in parallel with the upper resistor of the voltage set point divider is required.

See the schematic in [Figure 30](#). R3 sets the gain of the compensated error amplifier to be equal and opposite (in dB) to the power stage gain at Fc, so 10.6 dB is needed. The required value of R3 can be calculated from [Equation 30](#).

$$R_3 = \frac{10^{\left(\frac{-G_{\text{Plant}}}{20}\right)}}{gm_{EA}} \times \sqrt{\frac{V_{OUT}}{V_{REF}}} \quad (30)$$

The compensator zero formed by R3 and C6 is placed at the plant pole, as shown approximately 2.5 kHz. The required value for C6 is given by [Equation 31](#).

$$C_6 = \frac{1}{2\pi R_3 F_{\text{plant pole}}} \quad (31)$$

The high-frequency noise pole formed by C5 and R3 is not used in this design. If the resulting design shows noise susceptibility, the value of C5 can be calculated per [Equation 32](#).

$$C_5 = \frac{1}{2\pi R_3 F_{\text{pole}}} \quad (32)$$

To avoid a penalty in loop phase, the Fpole in [Equation 32](#) should be placed a decade above Fc or higher, and is intended to reject noise at F<sub>SW</sub>.

The feedforward capacitor C15 is used to increase the phase boost at crossover above what is normally available from Type II compensation. It places an additional zero/pole pair with the zero located at [Equation 33](#) and the pole at [Equation 34](#).

$$F_z = \frac{1}{2\pi C_{15} R_9} \quad (33)$$

$$F_p = \frac{1}{2\pi C_{15} (R_9 \parallel R_{10})} \quad (34)$$

This zero and pole pair is not independent since R9 and R10 are set by the desired V<sub>OUT</sub>. Once the zero location is chosen, the pole is fixed as well. For optimum performance, the zero and pole should be located symmetrically about the intended crossover frequency. The required value for C15 can be calculated from [Equation 35](#).

$$C_{15} = \frac{1}{2\pi R_9 F_c \sqrt{\frac{V_{REF}}{V_{OUT}}}} \quad (35)$$

[Table 2](#) lists the values the compensation equations yield.

**Table 2. Frequency Compensation Component Values**

REF DES	CALCULATED VALUE	CHOSEN VALUE
R3	19.6 kΩ	26.7 kΩ
C6	2.38 nF	2.2 nF
C15	225 pF	150 pF

## 8.2.3 Application Curves

Figure 32 through Figure 47 were measured on the TPS54678 Evaluation Module. More explanation of waveforms, as well as a schematic document can be found in the *TPS54678EVM-155 6-A, SWIFT™ Regulator Evaluation Module* user guide, [SLVU747](#).

### 8.2.3.1 Additional Information About Application Curves

#### 8.2.3.1.1 Efficiency

System efficiency may be lower than shown in Figure 32 at higher ambient temperatures, due to temperature variation in the drain-to-source resistance  $R_{DS(ON)}$  of the internal MOSFETs.

#### 8.2.3.1.2 Voltage Ripple Measurements

Probe placement and noise pickup can give unreliable voltage ripple results. Figure 37 and Figure 38 show the output voltage ripple of the converter, measured directly across the output capacitors. Likewise, Figure 39 and Figure 40 show the input voltage ripple of the converter, measured directly across the input capacitors.

#### 8.2.3.1.3 Start-Up and Shutdown Waveforms

Figure 41 and Figure 42 show the start-up waveforms for the TPS54678EVM-155. In Figure 41, the output voltage ramps up as soon as the input voltage reaches the UVLO threshold as set by the R1 and R2 resistor divider network. In Figure 42, the input voltage is initially applied and the output is inhibited by using a jumper at JP1 to tie EN to GND. When the jumper is removed, EN is released. When the EN voltage reaches the enable-threshold voltage, the start-up sequence begins and the output voltage ramps up to the externally set value of 1.2 V.

The TPS54678 is designed to start up into prebiased outputs. Figure 43 shows the output voltage start-up waveform when the output is prebiased with 550 mV at no load.

Figure 44 and Figure 45 show the shutdown waveforms for the TPS54678EVM-155. In Figure 44, the output voltage ramps down as soon as the input voltage falls below the UVLO stop threshold as set by the R1 and R2 resistor divider network. At the point of shutdown, the input voltage rises slightly due to the resistive drop in the input feed impedance. In Figure 45, the output is inhibited by using a jumper at JP1 to tie EN to GND.

#### 8.2.3.1.4 Hiccup Mode Current Limit

The TPS54678 has hiccup mode current limit. When the peak switch current exceeds the current limit threshold, the device shuts down and restarts. Hiccup mode current limit operation is shown in Figure 46 and Figure 47. Figure 46 shows the hiccup mode current limit with a slight resistive overload. When the peak current limit is exceeded, the output voltage is disabled. Figure 47 shows the operation of the TPS54678 with the output shorted to ground. The device continuously resets until the fault condition is removed.




Figure 32. Efficiency vs Load Current







Figure 33. Load Regulation




**Figure 34. Line Regulation**



**Figure 35. Transient Response**




**Figure 36. Loop Response**



V<sub>IN</sub> = 3 V, I<sub>OUT</sub> = 6 A


**Figure 37. Output Ripple**



V<sub>IN</sub> = 6 V, I<sub>OUT</sub> = 6 A

Time = 500 ns/div


**Figure 38. Output Ripple**



V<sub>IN</sub> = 3 V, I<sub>OUT</sub> = 6 A


Time = 500 ns/div

**Figure 39. Input Ripple**




$V_{IN} = 6 \text{ V}$ ,  $I_{OUT} = 6 \text{ A}$


**Figure 40. Input Ripple**




**Figure 41. Start-Up Relative to  $V_{IN}$**




**Figure 42. Start-Up Relative to Enable**




**Figure 43. Start-Up into Prebias**




**Figure 44. Shutdown Relative to  $V_{IN}$**



**Figure 45. Shutdown Relative to Enable**



**Figure 46. Hiccup Mode Current Limit Shutdown**



**Figure 47. Hiccup Mode Current Limit Restart into Short Circuit**

## 9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply between 2.95 V and 6 V. This supply must be well regulated. Proper bypassing of input supplies and internal regulators is also critical for noise performance, as is PCB layout and grounding scheme. See the recommendations in the [Layout Guidelines](#) section.

## 10 Layout

### 10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.

- Minimize the loop area formed by the bypass capacitor connections and the VIN pins. See [Figure 48](#) for a PCB layout example.
- Tie the GND pins and AGND pin directly to the thermal pad under the TPS54678 device. Connect the thermal pad to any internal PCB ground planes using multiple vias directly under the device. Additional vias can be used to connect the top-side ground area to the internal planes near the input and output capacitors. For operation at full rated load, the top-side ground area along with any additional internal ground planes must provide adequate heat dissipating area.
- Place the input bypass capacitor as close as possible to the device.
- Route the PH pin to the output inductor. Because the PH connection is the switching node, place the output inductor close to the PH pins. Minimize the area of the PCB conductor to prevent excessive capacitive coupling.
- The boot capacitor must also be located close to the device.
- The sensitive analog ground connections for the feedback voltage divider, compensation components, soft-start capacitor and frequency set resistor must be connected to a separate analog ground trace as shown in [Figure 48](#).
- The RT/CLK pin is particularly sensitive to noise so the RT resistor should be located as close as possible to the device and routed with minimal trace lengths.
- The additional external components can be placed approximately as shown. It is possible to obtain acceptable performance with alternate PCB layouts, however, this layout has been shown to produce good results and can be used as a guide.



## 10.2 Layout Example




Figure 48. TPS54678 Layout Example

## 10.3 Power Dissipation Estimate

The following formulas show how to estimate the IC power dissipation under continuous conduction mode (CCM) operation. The power dissipation of the IC ( $P_{tot}$ ) includes conduction loss ( $P_{con}$ ), dead time loss ( $P_d$ ), switching loss ( $P_{sw}$ ), gate drive loss ( $P_{gd}$ ) and supply current loss ( $P_q$ ).

$$P_{con} = I_O^2 \times R_{DS(on)} \text{ (temperature dependent)}$$

where

- $I_O$  is the output current (A)
- $R_{DS(on)}$  is the on-resistance of the high-side MOSFET with given temperature ( $\Omega$ )

$$P_d = f_{sw} \times I_O \times 0.7 \times (20 \text{ nS} + 20 \text{ nS})$$

where

- $I_O$  is the output current (A)
- $f_{sw}$  is the switching frequency (Hz)

$$P_{sw} = 0.5 \times V_{IN} \times I_O \times f_{sw} \times 7 \times 10^{-9}$$

where

- $I_O$  is the output current (A)
- $V_{IN}$  is the input voltage (V)
- $f_{sw}$  is the switching frequency (Hz)

$$P_{gd} = 2 \times V_{IN} \times f_{sw} \times 6 \times 10^{-9}$$

where

- $V_{IN}$  is the input voltage (V)
- $f_{sw}$  is the switching frequency (Hz)

$$P_q = V_{IN} \times 500 \times 10^{-6}$$

where

- $V_{IN}$  is the input voltage (V)

## Power Dissipation Estimate (continued)

So

$$P_{\text{tot}} = P_{\text{con}} + P_{\text{d}} + P_{\text{sw}} + P_{\text{gd}} + P_{\text{q}}$$

where

- $P_{\text{tot}}$  is the total device power dissipation (W) (41)

For given  $T_{\text{A}}$ ,

$$T_{\text{J}} = T_{\text{A}} + R_{\text{th}} \times P_{\text{tot}}$$

where

- $P_{\text{tot}}$  is the total device power dissipation (W)
- $T_{\text{A}}$  is the ambient temperature (°C)
- $T_{\text{J}}$  is the junction temperature (°C)
- $R_{\text{th}}$  is the thermal resistance of the package (°C/W) (42)

For given  $T_{\text{J max}} = 150^{\circ}\text{C}$

$$T_{\text{A max}} = T_{\text{J max}} - R_{\text{th}} \times P_{\text{tot}}$$

where

- $P_{\text{tot}}$  is the total device power dissipation (W)
- $R_{\text{th}}$  is the thermal resistance of the package (°C/W)
- $T_{\text{J max}}$  is maximum junction temperature (°C)
- $T_{\text{A max}}$  is maximum ambient temperature (°C) (43)

There are additional power losses in the regulator circuit due to the inductor AC and DC losses and trace resistance that impact the overall efficiency of the regulator.

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.1.2 开发支持

有关 SWIFT™ 文档的更多信息，请访问 TI 网站 [www.ti.com.cn/swift](http://www.ti.com.cn/swift)。

##### 11.1.2.1 使用 WEBENCH® 工具创建定制设计

单击[此处](#)，使用 TPS54678 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先输入输入电压 ( $V_{IN}$ )、输出电压 ( $V_{OUT}$ ) 和输出电流 ( $I_{OUT}$ ) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 [www.ti.com.cn/WEBENCH](http://www.ti.com.cn/WEBENCH)。

### 11.2 文档支持

#### 11.2.1 相关文档

请参阅如下相关文档：

[TPS54678EVM-155 6A](#)、[SWIFT™ 稳压器评估模块](#)

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.5 商标

SWIFT, E2E are trademarks of Texas Instruments.  
WEBENCH is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

## 11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54678RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54678	<a href="#">Samples</a>
TPS54678RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	54678	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54678RTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54678RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54678RTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54678RTER	WQFN	RTE	16	3000	346.0	346.0	33.0
TPS54678RTET	WQFN	RTE	16	250	210.0	185.0	35.0
TPS54678RTET	WQFN	RTE	16	250	210.0	185.0	35.0



## GENERIC PACKAGE VIEW


**RTE 16**


**WQFN - 0.8 mm max height**

3 x 3, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.





4219119/A 03/2018


## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


**RTE0016F**

**WQFN - 0.8 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



## SOLDER MASK DETAILS

4219119/A 03/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RTE0016F

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 17:  
 84% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
 SCALE:25X

4219119/A 03/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2024，德州仪器 (TI) 公司