











TPS4H160-Q1

ZHCSEX6D - DECEMBER 2015 - REVISED DECEMBER 2019

## TPS4H160-Q1 40V、160mΩ 四通道智能高侧开关

### 1 特性

- 符合汽车类应用 要求
- 具有符合 AEC-Q100 标准的下列特性:
  - 器件温度等级 1: -40°C 至 +125°C 的环境工作 温度范围
  - 器件 HBM ESD 分类等级 H3A
  - 器件 CDM ESD 分类等级 C4B


#### • 提供功能安全

- 提供文档以帮助创建功能安全系统设计
- 具有丰富诊断功能的四通道 160mΩ 智能高侧开关
  - 版本 A: 开漏数字输出
  - 版本 B: 电流感应模拟输出
- 宽工作电压范围: 3.4V 至 40V
- 超低待机电流: < 500nA
- 高精度电流感测: > 25mA 的负载条件下为 ±15%
- 可使用外部电阻调节电流限值, > 500mA 的负载条件下为 ±15%
- 保护
  - 通过(内部或外部)电流限制实现接地短路保护
  - 具有锁闭选项的热关断以及热调节
  - 感性负载负电压钳位,已优化转换率
  - 失地保护和失电保护

#### 诊断

- 过流和接地短路检测

### 典型应用电路原理图



- 负载开路和电池短路检测
- 用于实现快速中断的全局故障报告
- 28 引脚耐热增强型 PWP 封装

### 2 应用

- 多通道 LED 驱动器, 灯泡驱动器
- 适用于子模块的多通道高侧开关
- 多通道高侧继电器,螺线管驱动器
- 可编程逻辑控制器 (PLC) 数字输出驱动器

### 3 说明

TPS4H160-Q1 器件是一款集成四个 160mΩ N 型金属氧化物半导体 (NMOS) 功率场效应晶体管 (FET) 且受到全方位保护的四通道智能高侧开关。

该器件具有丰富的诊断功能以及高精度电流感测功能, 能够对负载实施智能控制。


该器件可从外部调节电流限值以限制浪涌或过载电流, 从而提升整个系统的可靠性。

### 器件信息(1)

器件型号	封装	通道
TPS4H160-Q1 版本 A	LITECOD (20)	4
TPS4H160-Q1 版本 B	HTSSOP (28)	4

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

### 驱动具有可调节电流限制的电容性负载



Changes from Original (December 2015) to Revision A

Page



		目录			
1 2 3 4 5 6 7	特性	2 3 3 3 5 5 5 7 7 7 9 1 1 1	11	8.3 Feature Description	
	8.1 Overview				Page
	1特性 部分添加了提供功能安全的链接				
	ages from Revision B (January 2017) to Revision C dded footnote 2 to the <i>Electrical Characteristics</i> table .				Page 8
	dded reverse current protection information to the Rev				
han	ges from Revision A (April 2016) to Revision B				Page
C	E第一页中添加了图示hanged the functional block diagramhanged Figure 38hanged Figure 38hanged 按收文档更新通知 部分hanged ### ################################				15 29

已将数据表状态由"产品预览"改为"量产数据".......1




## 5 Device Comparison Table

PART NO.	FAULT REPORTING MODE
TPS4H160-Q1 Version A	Open-drain digital output
TPS4H160-Q1 Version B	Current-sense analog output

## 6 Pin Configuration and Functions


PWP Package 28-Pin HTSSOP With Exposed Thermal Pad TPS4H160-Q1 Version A Top View



NC - No internal connection



### PWP Package 28-Pin HTSSOP With Exposed Thermal Pad TPS4H160-Q1 Version B Top View



NC - No internal connection

### **Pin Functions**

	PIN				
NAME	NO. VERSION A VERSION B		I/O	DESCRIPTION	
NAME					
CL	11	11	0	Adjustable current limit. Connect to device GND if external current limit is not used.	
CS	<u> </u>		0	Current-sense output	
DIAG_EN	14 14		I	Enable-disable pin for diagnostics; internal pulldown	
FAULT — 9		9	0	Global fault report with open-drain structure, ORed logic for quad-channel fault conditions	
GND	1, 12	1, 12	_	Ground pin	
IN1	3	3	I	Input control for channel 1 activation; internal pulldown	
IN2	4	4	I	Input control for channel 2 activation; internal pulldown	
IN3	5	5	I	Input control for channel 3 activation; internal pulldown	
IN4	6	6	I	Input control for channel 4 activation; internal pulldown	
NC	NC 2, 19, 24 2, 19, 24		_	No internal connection	
ST1	7	_	0	Open-drain diagnostic status output for channel 1	



## Pin Functions (continued)

	PIN											
NAME	N	NO.		NO.		NO.		NO.		NO. I/O		DESCRIPTION
NAME	VERSION A VERSION B											
ST2	8	_	0	Open-drain diagnostic status output for channel 2								
ST3	9	_	0	Open-drain diagnostic status output for channel 3								
<del>ST4</del> 10 —		0	Open-drain diagnostic status output for channel 4									
SEH	SEH — 7		I	CS channel-selection high bit; internal pulldown								
SEL	_	8	I	CS channel-selection low bit; internal pulldown								
THER	13	13	I	Thermal shutdown behavior control, latch off or auto-retry; internal pulldown								
OUT1	27, 28	27, 28	0	Output of the channel 1 high side-switch, connected to the load								
OUT2	25, 26	25, 26	0	Output of the channel 2 high side-switch, connected to the load								
OUT3	17, 18	17, 18	0	Output of the channel 3 high side-switch, connected to the load								
OUT4	15, 16	15, 16	0	Output of the channel 4 high side-switch, connected to the load								
VS	20, 21, 22, 23	20, 21, 22, 23	I	Power supply								
Thermal pad	_	_	_	Connect to device GND or leave floating								



## **Specifications**

### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
Supply voltage	t < 400 ms		48	V
Reverse polarity voltage (3)		-36		V
Current on GND pin	t < 2 minutes	-100	250	mA
Voltage on INx, DIAG_EN, SE	EL, SEH, and THER pins	-0.3	7	V
Current on INx, DIAG_EN, SE	EL, SEH, and THER pins	-10	_	mA
Voltage on STx or FAULT pin	s	-0.3	7	V
Current on STx or FAULT pins	s	-30	10	mA
Voltage on CS pin		-2.7	7	V
Current on CS pin		_	30	mA
Voltage on CL pin		-0.3	7	V
Current on CL pin		_	6	mA
Inductive load switch-off energ	gy dissipation, single pulse, single channel (4)	_	40	mJ
Operating junction temperatur	e	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

	-			VALUE	UNIT	
	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except VS, OUTx, GND	±4000		
V		Q100-002 <sup>(*)</sup>	Pins VS, OUTx, GND	±5000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
$V_{(ESD)}$		Charried device model (CDM) and AEC	All pins	±750	V	
		Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 14, 15, and 28)	±750		

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

All voltage values are with respect to the ground plane.

Reverse polarity condition: t < 60 s, reverse current  $< I_{R(2)}$ ,  $V_{INx} = 0$  V, all channels reverse, GND pin 1-k $\Omega$  resistor in parallel with diode. Test condition:  $V_{VS} = 13.5$  V, L = 8 mH, R = 0  $\Omega$ ,  $T_J = 150$ °C. FR4 2s2p board, 2 × 70- $\mu$ m Cu, 2 x 35- $\mu$ m Cu. 600 mm² thermal pad copper area.



### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{VS}$	Supply operating voltage	4	40	V
	Voltage on INx, DIAG EN, SEL, SEH, and THER pins	0	5	V
	Voltage on STx and FAULT pins	0	5	V
	Nominal dc load current	0	2.5	Α
T <sub>A</sub>	Operating ambient temperature range	-40	125	°C

### 7.4 Thermal Information

		TPS4H160-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.1	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

 $5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}; -40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ unless otherwise specified})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G VOLTAGE					
V <sub>VS(nom)</sub>	Nominal operating voltage		4		40	V
V <sub>VS(uvr)</sub>	Undervoltage turnon	V <sub>VS</sub> rises up	3.5	3.7	4	V
V <sub>VS(uvf)</sub>	Undervoltage shutdown	V <sub>VS</sub> falls down	3	3.2	3.4	V
V <sub>(uv,hys)</sub>	Undervoltage shutdown, hysteresis			0.5		V
	G CURRENT					
(op)	Nominal operating current <sup>(1)</sup>	$\label{eq:VS} \begin{array}{l} V_{VS}=13.5~V,~V_{INX}=5~V,~V_{DIAG\_EN}=0~V,~I_{OUTx}=0.5~A,\\ current~limit=2~A,~all~channels~on \end{array}$			8	mA
	Standby current	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = V_{DIAG\_EN} = V_{CS} = V_{CL} = V_{OUTx} = \\ &THER = 0 \text{ V,} \\ &T_{J} = 25^{\circ}C \end{aligned}$			0.5	
(off)	Standby current	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = V_{DIAG\_EN} = V_{CS} = V_{CL} = V_{OUTx} = \\ &THER = 0 \text{ V,} \\ &T_{J} = 125^{\circ}C \end{aligned}$				μA
(off,diag)	Standby current with diagnostic enabled	$ \begin{array}{l} V_{VS} = 13.5 \text{ V, } V_{INx} = 0 \text{ V, } V_{DIAG\_EN} = 5 \text{ V, } V_{VS} - V_{OUTx} > \\ V_{(ol,off)}, \text{ not in open-load mode} \end{array} $			5	mA
(off,diag)	Standby mode deglitch time <sup>(1)</sup>	IN from high to low, if deglitch time > $t_{(off,deg)}$ , the device enters into standby mode.	10	12.5	15	ms
lkg(out)	Output leakage current in off-state	$V_{VS} = 13.5 \text{ V}, V_{INx} = V_{DIAG\_EN} = V_{OUTx} = 0$			3	μA
POWER ST	AGE					
	O (1)	V <sub>VS</sub> ≥ 3.5 V, T <sub>J</sub> = 25°C		165		
DS(on)	On-state resistance <sup>(1)</sup>	V <sub>VS</sub> ≥ 3.5 V, T <sub>J</sub> = 150°C			280	mΩ
CL(int)	Internal current limit	Internal current limit value, CL pin connected to GND	8		14	Α
		Internal current limit value under thermal shutdown		6.5		Α
CL(TSD)	Current limit during thermal shutdown <sup>(1)</sup>	External current limit value under thermal shutdown. The percentage of the external current limit setting value		70%		
/ <sub>DS(clamp)</sub>	Drain-to-source internal clamp voltage		50		70	V

<sup>(1)</sup> Value specified by design, not subject to production test



## **Electrical Characteristics (continued)**

 $5 \text{ V} < \text{V}_{\text{VS}} < 40 \text{ V}; -40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{ unless otherwise specified})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT DIC	DDE CHARACTERISTICS		ı			
V <sub>F</sub>	Drain-source diode voltage	$IN = 0$ , $I_{OUTx} = -0.15$ A.	0.3	0.7	0.9	V
*F	Drain course aloue vollage	$t < 60 \text{ s, } V_{\text{INx}} = 0 \text{ V, } T_{\text{J}} = 25^{\circ}\text{C, single channel reversed,}$	0.0		0.0	•
	Cartinus and trans	short-to-battery condition		2.5		
$I_{R(1), I_{R(2)}}$	Continuous reverse current from source to drain (1)	$t<60~s,~V_{IN_X}=0~V,~GND$ pin 1-k $\Omega$ resistor in parallel with diode. $T_J=25^{\circ}C.$ Reverse-polarity condition, all channels		2		Α
		reversed				
LOGIC INPU	T (INx, DIAG_EN, SEL, SEH, THER)		T			
V <sub>IH</sub>	Logic high-level voltage		2			V
$V_{IL}$	Logic low-level voltage				8.0	V
R	Logic-pin pulldown resistor	INx, SEL, SEH, THER, $V_{INx} = V_{SEL} = V_{SEH} = V_{THER} = 5 \text{ V}$	100	175	250	kΩ
R <sub>(logic,pd)</sub>	Logic-piii pulluowii resistoi	DIAG_EN. V <sub>VS</sub> = V <sub>DIAG_EN</sub> = 5 V	200	275	350	KS2
DIAGNOSTIC	cs					
I <sub>lkg(GND_loss)</sub>	Output leakage current under GND loss condition				100	μΑ
$V_{(ol,off)}$	Open-load detection threshold	IN = 0 V, when $V_{VS} - V_{OUTx} < t_{(ol,off)}$ , duration longer than $t_{(ol,off)}$ , then open load is detected, off state	1.6		2.6	٧
$t_{d(ol,off)}$	Open-load detection threshold deglitch time (see Figure 3)	IN = 0 V, when $V_{VS} - V_{OUTx} < V_{(ol,off)}$ , duration longer than $t_{(ol,off)}$ , then open load is detected, off state	300	550	800	μs
$I_{(ol,off)}$	Off-state output sink current	$V_{INx} = 0 \text{ V}, V_{DIAG\_EN} = 5 \text{ V}, V_{VS} = V_{OUTx} = 13.5 \text{ V}, T_{J} = 125^{\circ}\text{C}, \text{ open load}$	-75			μA
V <sub>OL(STx)</sub>	Status low-output voltage	I <sub>STx</sub> = 2 mA, version A only			0.2	V
V <sub>OL(FAULT)</sub>	Fault low-output voltage	I <sub>FAULT</sub> = 2 mA, version B only			0.2	V
t <sub>CL(deg)</sub>	Deglitch time when current limit occurs <sup>(1)</sup>	$V_{INx} = V_{DIAG\_EN} = 5 \frac{V}{STx}$ , the deglitch time from current limit toggling to FAULT, $\overline{STx}$ , CS report.	80		180	μs
T <sub>(SD)</sub>	Thermal shutdown threshold <sup>(1)</sup>		160	175		°C
T <sub>(SD,rst)</sub>	Thermal shutdown status reset threshold <sup>(1)</sup>			155		°C
T <sub>(SW)</sub>	Thermal swing shutdown threshold <sup>(1)</sup>			60		°C
T <sub>(hys)</sub>	Hysteresis for resetting the thermal shutdown or thermal swing (1)			10		°C
CURRENT S	ENSE (Version B) AND CURRENT LIMI	<u> </u> Т				
K <sub>(CS)</sub>	Current-sense ratio			300		
	Current-limit ratio			2500		
K <sub>(CL)</sub>	Current limit internal threshold <sup>(1)</sup>			0.8		V
V <sub>CL(th)</sub>	Current limit internal tireshold	V 42.5 V I > 5 mA	CEN/	0.0	CEN/	v
		V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 5 mA	-65%		65%	
dK <sub>(CS)</sub> /	Current-sense accuracy, $(I_{CS} \times K_{(CS)} -$	V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 25 mA	-15%		15%	
K <sub>(CS)</sub>	$I_{OUTx}$ ) $I_{OUTx} \times 100$	$V_{VS} = 13.5 \text{ V}, I_{OUTx} \ge 50 \text{ mA}$	-8%		8%	
		V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 100 mA	-4%		4%	
		V <sub>VS</sub> = 13.5 V, I <sub>OUTx</sub> ≥ 0.5 A	-3%		3%	
dK <sub>(CL)</sub> / K <sub>(CL)</sub>	External current limit accuracy <sup>(2)</sup>	V <sub>VS</sub> = 13.5 V, I <sub>(limit)</sub> ≥ 0.25 A	-20%		20%	
(, ()	$(I_{OUTx} - I_{CL} \times K_{(CL)}) \times 100 / (I_{CL} \times K_{(CL)})$	$V_{VS} = 13.5 \text{ V}, 0.5 \text{ A} \le I_{(limit)} \le 7 \text{ A}$	-15%		15%	
	0 (1)	V <sub>VS</sub> ≥ 6.5 V	0		4	.,
V <sub>CS(lin)</sub>	Current-sense voltage linear range <sup>(1)</sup>	$5 \text{ V} \leq \text{V}_{\text{VS}} < 6.5 \text{ V}$	0		V <sub>VS</sub> – 2.5	V
laum mit	Output-current linear range <sup>(1)</sup>	$V_{VS} \ge 6.5 \text{ V}, V_{CS(lin)} \le 4 \text{ V}$	0		2.5	Α
I <sub>OUTx(lin)</sub>	Output-outrent inteat fatige .	$5 \text{ V} \le \text{V}_{VS} < 6.5 \text{ V}, \text{ V}_{CS(lin)} \le \text{V}_{VS} - 2.5 \text{ V}$	0		2.5	
		V <sub>VS</sub> ≥ 7 V, fault mode	4.5		6.5	V
V <sub>CS(H)</sub>	Current sense pin output voltage	5 V ≤ V <sub>VS</sub> < 7 V, fault mode	Min(V <sub>VS</sub> – 2, 4.5)		6.5	٧
I <sub>CS(H)</sub>	Current-sense pin output current	V <sub>CS</sub> = 4.5 V, V <sub>VS</sub> = 13.5 V	15			mA
I <sub>lkg(CS)</sub>	Current-sense leakage current in disabled mode	V <sub>DIAG_EN</sub> = 0 V, T <sub>J</sub> =125°C			0.5	μA
		I .	1			

(2) External current limit accuracy is only applicable to overload conditions greater than 1.5 x the current limit setting



## 7.6 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>d(on)</sub>	Delay time, V <sub>OUTx</sub> 10% after V <sub>INx</sub> ↑ (See Figure 1.)	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, IN rising edge to 10% of $V_{OUTx}$	20	50	90	μs
$t_{\text{d(off)}}$	Delay time, $V_{OUTx}$ 90% after $V_{INx}\downarrow$ (See Figure 1.)	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, IN falling edge to 90% of $V_{OUTx}$	20	50	90	μs
dV/dt(on)	Turnon slew rate	$\rm V_{VS} = 13.5~V,~V_{DIAG\_EN} = 5~V,~I_{OUTx} = 0.5~A,~V_{OUTx}~from~10\%~to~90\%$	0.1	0.3	0.55	V/µs
dV/dt(off)	Turnoff slew rate	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A, $V_{OUTx}$ from 90% to 10%	0.1	0.3	0.55	V/µs
t <sub>d(match)</sub>	$t_{d(rise)} - t_{d(fall)} \text{ (See Figure 1.)}$	$\begin{aligned} &V_{VS} = 13.5 \text{ V, I}_L = 0.5\text{A. } t_{d, \text{ rise}} \text{ is the IN rising edge to} \\ &V_{OUTx} = 90\%. \\ &t_{d(\text{fall})} \text{ is the IN falling edge to } V_{OUTx} = 10\%. \end{aligned}$	-50		50	μs
CURRENT-	SENSE CHARACTERISTICS (See Figure 2.)					
t <sub>CS(off1)</sub>	CS settling time from DIAG_EN disabled <sup>(1)</sup>	$V_{VS}$ = 13.5 V, $V_{INx}$ = 5 V, $I_{OUTx}$ = 0.5 A. current limit = 2 A. DIAG_EN falling edge to 10% of $V_{CS}$ .			20	μs
t <sub>CS(on1)</sub>	CS settling time from DIAG_EN enabled <sup>(1)</sup>	$\begin{aligned} &V_{VS} = 13.5 \text{ V, } V_{INx} = 5 \text{ V, } I_{OUTx} = 0.5 \text{ A. current limit is 2} \\ &A. \text{ DIAG\_EN rising edge to } 90\% \text{ of } V_{CS}. \end{aligned}$			20	μs
t <sub>CS(off2)</sub>	CS settling time from IN falling edge	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A. current limit = 2 A. IN falling edge to 10% of $V_{CS}$	30		100	μs
t <sub>CS(on2)</sub>	CS settling time from IN rising edge	$V_{VS}$ = 13.5 V, $V_{DIAG\_EN}$ = 5 V, $I_{OUTx}$ = 0.5 A. current limit = 2 A. IN rising edge to 90% of $V_{CS}$	50		150	μs
t <sub>SEx</sub>	Multi-sense transition delay from channel to channel	V <sub>DIAG_EN</sub> = 5 V, current sense output delay when multi- sense pins SEL and SEH transition from channel to channel			50	μs

### (1) Value specified by design, not subject to production test




Figure 1. Output Delay Characteristics




Figure 2. CS Delay Characteristics






Figure 3. Open-Load Blanking-Time Characteristics





Figure 4. Multi-Sense Transition Delay




### 7.7 Typical Characteristics




### TEXAS INSTRUMENTS

### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**





### 8 Detailed Description

#### 8.1 Overview

The TPS4H160-Q1 device is a smart high-side switch, with internal charge pump and quad-channel integrated NMOS power FETs. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. The adjustable current-limit function greatly improves the reliability of whole system. The device has two versions with different diagnostic reporting, the open-drain digital output (version A) and the current-sense analog output (version B).

For version A, the device implements the digital fault report with an open-drain structure. When a fault occurs, the device pulls STx down to GND. A 3.3- or 5-V external pullup is required to match the microcontroller supply level. The digital status of each channel can report individually, or globally by connecting the STx pins together.

For version B, high-accuracy current sense makes the diagnostics more accurate without further calibration. One integrated current mirror can source 1 /  $K_{(CS)}$  of the load current. The mirrored current flows into the CS-pin resistor to become a voltage signal.  $K_{(CS)}$  is a constant value across temperature and supply voltage. A wide linear region from 0 V to 4 V allows a better real-time load-current monitoring. The CS pin can also report a fault with pullup voltage of  $V_{CS(H)}$ .


The external high-accuracy current limit allows setting the current-limit value by applications. When overcurrent occurs, the device improves system reliability by clamping the inrush current effectively. The device can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage. Besides, the device also implements an internal current limit with a fixed value.

For inductive loads (relays, solenoids, valves), the device implements an active clamp between drain and source to protect itself. During the inductive switching-off cycle, both the energy of the power supply and the load are dissipated on the high-side switch. The device also optimizes the switching-off slew rate when the clamp is active, which helps the system design by keeping the effects of transient power and EMI to a minimum.

The TPS4H160-Q1 device is a smart high-side switch for a wide variety of resistive, inductive, and capacitive loads, including low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules.



### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Pin Current and Voltage Conventions

For reference purposes throughout the data sheet, current directions on their respective pins are as shown by the arrows in Figure 20. All voltages are measured relative to the ground plane.






Figure 20. Voltage and Current Conventions

### 8.3.2 Accurate Current Sense

High-accuracy current sense is implemented in the version-B device. It allows a better real-time monitoring effect and more-accurate diagnostics without further calibration.

One integrated current mirror can source 1 /  $K_{(CS)}$  of the load current, and the mirrored current flows into the external current sense resistor to become a voltage signal. The current mirror is shared by the four channels.  $K_{(CS)}$  is the ratio of the output current and the sense current. It is a constant value across the temperature and supply voltage. Each device is calibrated accurately during production, so post-calibration is not required. See Figure 21 for more details.






Figure 21. Current-Sense Block Diagram

When a fault occurs, the CS pin also works as a fault report with a pullup voltage, V<sub>CS(H)</sub>. See Figure 22 for more details.




Figure 22. Current-Sense Output-Voltage Curve

Use Equation 1 to calculate 
$$R_{(CS)}$$
. 
$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUTx}}$$
 (1)

Take the following points into consideration when calculating  $R_{(CS)}$ .

Ensure V<sub>CS</sub> is within the current-sense linear region (V<sub>CS</sub>, I<sub>OUTx(lin)</sub>) across the full range of the load current. Check  $R_{(CS)}$  with Equation 2.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \le \frac{V_{CS(lin)}}{I_{CS}}$$
(2)

In fault mode, ensure  $I_{CS}$  is within the source capacity of the CS pin ( $I_{CS(H)}$ ). Check  $R_{(CS)}$  with Equation 3.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} \ge \frac{V_{CS(H,min)}}{I_{CS(H,min)}}$$
(3)



#### 8.3.3 Adjustable Current Limit

A high-accuracy current limit allows high reliability of the design. It protects the load and the power supply from overstressing during short-circuit-to-GND or power-up conditions. The current limit can also save system cost by reducing the size of PCB traces and connectors, and the capacity of the preceding power stage.

When a current-limit threshold is hit, a closed loop activates immediately. The output current is clamped at the set value, and a fault is reported out. The device heats up due to the high power dissipation on the power FET. If thermal shutdown occurs, the current limit is set to  $I_{CL(TSD)}$  to reduce the power dissipation on the power FET. See Figure 23 for more details.

The device has two current-limit thresholds.

- Internal current limit The internal current limit is fixed at I<sub>CL(int)</sub>. Tie the CL pin directly to the device GND for large-transient-current applications.
- External adjustable current limit An external resistor is used to set the current-limit threashold. Use the Equation 4 to calculate the R<sub>(CL)</sub>. V<sub>CL(th)</sub> is the internal band-gap voltage. K<sub>(CL)</sub> is the ratio of the output current and the current-limit set value. It is constant across the temperature and supply voltage. The external adjustable current limit allows the flexibility to set the current limit value by applications.

$$I_{CL} = \frac{V_{CL(th)}}{R_{(CL)}} = \frac{I_{OUT}}{K_{(CL)}}$$

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}}$$
(4)




Figure 23. Current-Limit Block Diargam



Note that if using a GND network which causes a level shift between the device GND and board GND, the CL pin must be connected with device GND.

For better protection from a hard short-to-GND condition (when the INx pins are enabled, a short to GND occurs suddenly), the device implements a fast-trip protection to turn off the related channel before the current-limit closed loop is set up. The fast-trip response time is less than 1  $\mu$ s, typically. With this fast response, the device can achieve better inrush current-suppression performance.

#### 8.3.4 Inductive-Load Switching-Off Clamp

When switching an inductive load off, the inductive reactance tends to pull the output voltage negative. Excessive negative voltage could cause the power FET to break down. To protect the power FET, an internal clamp between drain and source is implemented, namely  $V_{DS(clamp)}$ .

$$V_{DS(clamp)} = V_{VS} - V_{OUT}$$
 (5)

During the period of demagnetization ( $t_{decay}$ ), the power FET is turned on for inductance-energy dissipation. The total energy is dissipated in the high-side switch. Total energy includes the energy of the power supply ( $E_{(VS)}$ ) and the energy of the load ( $E_{(load)}$ ). If resistance is in series with inductance, some of the load energy is dissipated on the resistance.

$$E_{(HSS)} = E_{(VS)} + E_{(load)} = E_{(VS)} + E_{(L)} - E_{(R)}$$
(6)

When an inductive load switches off,  $E_{(HSS)}$  causes high thermal stressing on the device. The upper limit of the power dissipation depends on the device intrinsic capacity, ambient temperature, and board dissipation condition.




Figure 24. Drain-to-Source Clamping Structure

### TEXAS INSTRUMENTS

### **Feature Description (continued)**




Figure 25. Inductive Load Switching-Off Diagram

From the perspective of the high-side switch,  $E_{(HSS)}$  equals the integration value during the demagnetization period.

$$\begin{split} E_{(HSS)} &= \int_{0}^{t_{(decay)}} V_{DS(clamp)} \times I_{OUT}(t) dt \\ t_{(decay)} &= \frac{L}{R} \times In \left( \frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \\ E_{(HSS)} &= L \times \frac{V_{VS} + \left| V_{OUT} \right|}{R^2} \times \left[ R \times I_{OUT(max)} - \left| V_{OUT} \right| \ In \left( \frac{R \times I_{OUT(max)} + \left| V_{OUT} \right|}{\left| V_{OUT} \right|} \right) \right] \end{split}$$


When R approximately equals 0, E<sub>(HSD)</sub> can be given simply as:

$$E_{(HSS)} = \frac{1}{2} \times L \times I_{OUT(max)}^2 \frac{V_{VS} + |V_{OUT}|}{|V_{OUT}|}$$
(8)

Figure 26 is a waveform of the device driving an inductive load, and Figure 27 is waveform with an expanded time scale. Channel 1 is the IN signal, channel 2 is the supply voltage  $V_{VS}$ , channel 3 is the output voltage  $V_{OUT}$ , channel 4 is the output current  $I_{OUT}$ , and channel M is the measured power dissipation  $E_{(HSS)}$ .

On the waveform, the duration of  $V_{OUT}$  from  $V_{VS}$  to  $(V_{VS} - V_{DS(clamp)})$  is around 120  $\mu$ s. The device also optimizes the switching-off slew rate when the clamp is active. This optimization can help the system design by keeping the effects of transient power and EMI to a minimum. As shown in Figure 26 and Figure 27, the controlled slew rate is around 0.5 V/ $\mu$ s.





Note that for PWM-controlled inductive loads, it is recommended to add the external freewheeling circuitry shown in Figure 28 to protect the device from repetitive power stressing. TVS is used to achieve the fast decay. See Figure 28 for more details.




Figure 28. Protection With External Circuitry

#### 8.3.5 Fault Detection and Reporting

### 8.3.5.1 Diagnostic Enable Function

The DIAG\_EN pin enables or disables the diagnostic functions. If multiple devices are used, but the ADC resource is limited in the microcontroller, the MCU can use GPIOs to set DIAG\_EN high to enable the diagnostics of one device while disabling the diagnostics of the other devices by setting DIAG\_EN low. In addition, the device can keep the power consumption to a minimum by setting DIAG\_EN and INx low.

#### 8.3.5.2 Multiplexing of Current Sense

For version B, SEL and SEH are two pins to multiplex the shared current-sense function among the four channels. See Table 1 for more details.



#### **Table 1. Diagnosis Configuration Table**

DIAG_EN	INx	SEH	SEL	CS ACTIVATED CHANNEL	CS, FAULT, STx	PROTECTIONS AND DIAGNOSTICS			
	Н				Lligh impedance	Diagnostics disabled, full protection			
L	L	_	_	_	High impedance	Diagnostics disabled, no protection			
		0	0	Channel 1	See Table 2				
Н		0	1	Channel 2		See Table 2			
П	_	1	0	Channel 3		See Table 2			
		1	1	Channel 4					

#### 8.3.5.3 Fault Table

Table 2 applies when the DIAG EN pin is enabled.

**Table 2. Fault Table** 

CONDITIONS	INx	OUTx	THER	CRITERION	STx (VER. A)	CS (VER. B)	FAULT (VER. B)	FAULT RECOVERY	
	L	L	_	_	Н	0	Н	_	
Normal	Н	Н	_	_	Н	In linear region	Н	_	
Overlaod, short to ground	Н	L	_	Current limit triggered	L	V <sub>CS(H)</sub>	L	Auto	
Open load <sup>(1)</sup> , short to battery, reverse polarity	L	Н	_	$V_{VS} - V_{OUTx} < V_{(ol,off)}$	L	V <sub>CS(H)</sub>	L	Auto	
Thermal shutdown	Н		L	T <sub>SD</sub> triggered	L	V <sub>CS(H)</sub>	L	Output auto-retry. Fault recovers when T <sub>J</sub> < T <sub>(SD,rst)</sub> or when INx toggles.	
			Н			33(,		Output latch off. Fault recovers when INx toggles.	
Thermal swing	Н	_	_	T <sub>SW</sub> triggered	L	V <sub>CS(H)</sub>	L	Auto	

<sup>(1)</sup> An external pullup is required for open-load detection.

#### 8.3.5.4 STx and FAULT Reporting

For version A, four individual  $\overline{STx}$  pins report the fault conditions, each pin for its respective channel. When a fault condition occurs, it pulls  $\overline{STx}$  down to GND. A 3.3- or 5-V external pullup is required to match the supply level of the microcontroller. The digital status of each channel can be reported individually, or globally by connecting all the  $\overline{STx}$  pins together.

For version B, a global FAULT pin is used to monitor the global fault condition among all the channels. When a fault condition occurs on any channel, the FAULT pin is pulled down to GND. A 3.3-V or 5-V external pullup is required to match the supply level of the microcontroller.

After the  $\overline{\text{FAULT}}$  report, the microcontroller can check and identify the channel in fault status by multiplexed current sensing. The CS pin also works as a fault report with an internal pullup voltage,  $V_{\text{CS(H)}}$ .

### 8.3.6 Full Diagnostics

### 8.3.6.1 Short-to-GND and Overload Detection

When a channel is on, a short to GND or overload condition causes overcurrent. If the overcurrent triggers either the internal or external current-limit threshold, the fault condition is reported out. The microcontroller can handle the overcurrent by turning off the switch. The device heats up if no actions are taken. If a thermal shutdown occurs, the current limit is  $I_{CL(TSD)}$  to keep the power stressing on the power FET to a minimum. The device automatically recovers when the fault condition is removed.



### 8.3.6.2 Open-Load Detection

#### 8.3.6.2.1 Channel On

When a channel on, benefiting from the high-accuracy current sense in a small current range, if an open-load event occurs, it can be detected as an ultralow  $V_{CS}$  and handled by the microcontroller. Note that the detection is not reported on the  $\overline{STx}$  or  $\overline{FAULT}$  pins. The microcontroller must multiplex the SEL and SEH pins to detect the channel-on open-load fault proactively.

#### 8.3.6.2.2 Channel Off

When a channel is off, if a load is connected, the output is pulled down to GND. But if an open load occurs, the output voltage is close to the supply voltage ( $V_{VS} - V_{OUTx} < V_{(ol,off)}$ ), and the fault is reported out.

There is always a leakage current  $I_{(ol,off)}$  present on the output due to internal logic control path or external humidity, corrosion, and so forth. Thus, TI recommends an external pullup resistor to offset the leakage current when an open load is detected. The recommended pullup resistance is 20 k $\Omega$ .




Figure 29. Open-Load Detection in Off-State

#### 8.3.6.3 Short-to-Battery Detection

Short-to-battery has the same detection mechanism and behavior as open-load detection, in both the on-state and off-state. See Table 2 for more details.

In the on-state, reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state.

- If  $V_{OUTx} V_{VS} < V_{(F)}$  (body diode forward voltage), no reverse current occurs.
- If V<sub>OUTx</sub> V<sub>VS</sub> > V<sub>(F)</sub>, reverse current occurs. The current must be limited to less than I<sub>R(1)</sub>. Setting an INx pin high can minimize the power stress on its channel. Also, for external reverse protection, see Reverse-Current Protection for more details.

#### 8.3.6.4 Reverse Polarity Detection

Reverse polarity detection has the same detection mechanism and behavior as open-load detection both in the on-state and off-state. See Table 2 for more details.

In the on-state, the reverse current flows through the FET instead of the body diode, leading to less power dissipation. Thus, the worst case occurs in the off-state. The reverse current must be limited to less than  $I_{R(2)}$ . Set the related INx pin high to keep the power dissipation to a minimum. For external reverse-blocking circuitry, see Reverse-Current Protection for more details.



#### 8.3.6.5 Thermal Fault Detection

To protect the device in severe power stressing cases, the device implements two types of thermal fault detection, absolute temperature protection (thermal shutdown) and dynamic temperature protection (thermal swing). Respective temperature sensors are integrated close to each power FET, so the thermal fault is reported by each channel. This arrangement can help the device keep the cross-channel effect to a minimum when some channels are in a thermal fault condition.

#### 8.3.6.5.1 Thermal Shutdown

Thermal shutdown is active when the absolute temperature  $T_J > T_{(SD)}$ . When the frmal shutdown occurs, the respective output turns off. The THER pin is used to configure the behavior after the thermal shutdown occurs.

- When the THER pin is low, thermal shutdown operates in the auto-retry mode. The output automatically recovers when  $T_J < T_{(SD)} T_{(hys)}$ , but the current is limited to  $I_{CL(TSD)}$  to avoid repetitive thermal shutdown. The thermal shutdown fault signal is cleared when  $T_J < T_{(SD,rst)}$  or after toggling the related INx pin.
- When the THER pin is high, thermal shutdown operates in the latch mode. The output latches off when thermal shutdown occurs. When the THER pin goes from high to low, thermal shutdown changes to auto-retry mode. The thermal shutdown fault signal is cleared after toggling the related INx pin.

Thermal swing activates when the power FET temperature is increasing sharply, that is, when  $\Delta T = T_{(FET)} - T_{(Logic)} > T_{(sw)}$ , then the output turns off. The output automatically recovers and the fault signal clears when  $\Delta T = T_{(FET)} - T_{(Logic)} < T_{(sw)} - T_{(hys)}$ . Thermal swing function improves the device reliability when subjected to repetitive fast thermal variation. As shown in Figure 30, multiple thermal swings are triggered before thermal shutdown occurs.




Figure 30. Thermal Behavior Diagram



#### 8.3.7 Full Protections

#### 8.3.7.1 UVLO Protection

The device monitors the supply voltage  $V_{VS}$ , to prevent unpredicted behaviors when  $V_{VS}$  is too low. When  $V_{VS}$  falls down to  $V_{VS(uvr)}$ , the device shuts down. When  $V_{VS}$  rises up to  $V_{VS(uvr)}$ , the device turns on.

#### 8.3.7.2 Loss-of-GND Protection

When loss of GND occurs, output is shut down regardless of whether the INx pin is high or low. The device can protect against two ground-loss conditions, loss of device GND and loss of module GND.

#### 8.3.7.3 Protection for Loss of Power Supply

When loss of supply occurs, the output is shut down regardless of whether the INx pin is high or low. For a resistive or a capacitive load, loss of supply has no risk. But for a charged inductive load, the current is driven from all the I/O pinss to maintain the inductance current. To protect the system in this condition, TI recommends two types of external protections: the GND network or the external free-wheeling diode.




Figure 31. Protection for Loss of Power Supply, Method 1




Figure 32. Protection for Loss of Power Supply, Method 2

#### 8.3.7.4 Reverse-Current Protection

Reverse current occurs in two conditions: short to battery and reverse polarity.


- When a short to the battery occurs, there is only reverse current through the body diode. I<sub>R(1)</sub> specifies the limit of the reverse current.
- In a reverse-polarity condition, there are reverse currents through the body diode and the device GND pin. I<sub>R(2)</sub> specifies the limit of the reverse current. The GND pin maximum current is specified in the Absolute



#### Maximum Ratings.

To protect the device, TI recommends two types of external circuitry.

• Adding a blocking diode. Both the IC and load are protected when in reverse polarity.



Copyright © 2016, Texas Instruments Incorporated

Figure 33. Reverse-Current External Protection, Method 1

Adding a GND network. The reverse current through the device GND is blocked. The reverse current through
the FET is limited by the load itself. TI recommends a resistor in parallel with the diode as a GND network.
The recommended selection are 1-kΩ resistor in parallel with an >100-mA diode. If multiple high-side
switches are used, the resistor and diode can be shared among devices. The reverse current protection diode
in the GND network forward voltage should be less than 0.6 V in any circumstances. In addition a minimum
resistance of 4.7 K is recommended on the I/O pins.




Figure 34. Reverse-Current External Protection, Method 2

#### 8.3.7.5 MCU I/O Protection

In some severe conditions, such as the ISO7637-2 test or the loss of battery with inductive loads, a negative pulse occurs on the GND pin This pulse can cause damage on the connected microcontroller. TI recommends serial resistors to protect the microcontroller, for example, 4.7-k $\Omega$  when using a 3.3-V microcontroller and 10-k $\Omega$  for a 5-V microcontroller.






Figure 35. MCU I/O External Protection

#### 8.4 Device Functional Modes

#### 8.4.1 Working Modes

The device has three working modes, the normal mode, the standby mode, and the standby mode with diagnostics.

Note that IN must be low for  $t > t_{(off,deg)}$  to enter the standby mode, where  $t_{(off,deg)}$  is the standby mode deglitch time used to avoid false triggering. Figure 36 shows a working-mode diagram.




Figure 36. Working Modes



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The TPS4H160-Q1 device is capable of driving a wide variety of resistive, inductive, and capacitive loads, including the low-wattage bulbs, LEDs, relays, solenoids, heaters, and sub-modules. Full diagnostics and high-accuracy current-sense features enable intelligent control of the load. An external adjustable current limit improves the reliability of the whole system by clamping the inrush or overload current.

### 9.2 Typical Application

The following figure shows an example of the external circuitry connections based on the version-B device.




Figure 37. Typical Application Diagram

### 9.2.1 Design Requirements

- V<sub>VS</sub> range from 9 V to 16 V
- Load range is from 0.1 A to 1 A for each channel
- Current sense for fault monitoring
- Expected current-limit value of 2.5 A
- · Automatic recovery mode when thermal shutdown occurs
- Full diagnostics with 5-V MCU



### **Typical Application (continued)**

· Reverse-voltage protection with a blocking diode in the power-supply line

### 9.2.2 Detailed Design Procedure

To keep the 1-A nominal current in the 0 to 4-V current-sense range, calculate the  $R_{(CS)}$  resistor using Equation 9. To achieve better current-sense accuracy, a 1% tolerance or better resistor is preferred.

$$R_{(CS)} = \frac{V_{CS}}{I_{CS}} = \frac{V_{CS} \times K_{(CS)}}{I_{OUT}} = \frac{4 \times 300}{1} = 1200 \Omega$$
(9)

To set the adjustable current limit value at 2.5-A, calculate  $R_{(CL)}$  using Equation 10.

$$R_{(CL)} = \frac{V_{CL(th)} \times K_{(CL)}}{I_{OUT}} = \frac{0.8 \times 2500}{2.5} = 800 \Omega$$
(10)

TI recommends  $R_{(ser)}$  = 10  $k\Omega$  for 5-V MCU, and  $R_{(pu)}$  = 10  $k\Omega$  as the pullup resistor.

#### 9.2.3 Application Curves

Figure 38 shows a test example of soft-start when driving a big capacitive load. Figure 39 shows an expanded waveform of the output current.




Figure 38. Driving a Capacitive Load With Adjustable Current Limit





Figure 39. Driving a Capacitive Load, Expanded Waveform



### **Typical Application (continued)**

Figure 40 shows a test example of PWM-mode driving. Figure 41 shows the expanded waveform of the rising edge. Figure 42 shows the expanded waveform of the falling edge.



## 10 Power Supply Recommendations

The device is qualified for both automotive and industrial applications. The normal power supply connection is a 12-V automotive system or 24-V industrial system. Detailed supply voltage should be within the range specified in the *Recommended Operating Conditions*.



### 11 Layout

### 11.1 Layout Guidelines

To prevent thermal shutdown,  $T_J$  must be less than 150°C. The HTSSOP package has good thermal impedance. However, the PCB layout is very important. Good PCB design can optimize heat transfer, which is absolutely essential for the long-term reliability of the device.

- Maximize the copper coverage on the PCB to increase the thermal conductivity of the board. The major heat
  flow path from the package to the ambient is through the copper on the PCB. Maximum copper is extremely
  important when there are not any heat sinks attached to the PCB on the other side of the package.
- Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board.
- All thermal vias should either be plated shut or plugged and capped on both sides of the board to prevent solder voids. To ensure reliability and performance, the solder coverage should be at least 85%.

### 11.2 Layout Examples

#### 11.2.1 Without a GND Network

Without a GND network, tie the thermal pad directly to the board GND copper for better thermal performance.




Figure 43. Layout Example Without a GND Network



### **Layout Examples (continued)**

### 11.2.2 With a GND Network

With a GND network, tie the thermal pad as one trace to the board GND copper.




Figure 44. Layout Example With a GND Network



### 12 器件和文档支持

### 12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.2 社区资源

TI E2E<sup>TM</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是适用于指定器件的最新数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查看左侧的导航面板。



### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS4H160AQPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	4H160AQ	Samples
TPS4H160BQPWPRQ1	ACTIVE	HTSSOP	PWP	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	4H160BQ	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS4H160AQPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TPS4H160BQPWPRQ1	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS4H160AQPWPRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0	
TPS4H160BQPWPRQ1	HTSSOP	PWP	28	2000	350.0	350.0	43.0	

4.4 x 9.7, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司