# TPS36-Q1 具有精密窗口看门狗计时器的汽车类毫微级 IQ 精密电压监控器

## 1 特性

- 具有符合 AEC-Q100 标准的下列特性：
  - 器件温度等级 1：-40°C 至 125°C 的环境工作温度范围
- 出厂编程或用户可编程的看门狗超时
  - ±10% 精确计时器（最大值）
  - 出厂编程的关闭窗口：1 毫秒至 100 秒
- 出厂编程或用户可编程的复位延迟
  - ±10% 精确计时器（最大值）
  - 出厂编程选项：2 毫秒至 10 秒
- 输入电压范围：$V_{DD}$ = 1.04 V 至 6.0 V
- 固定阈值电压 ($V_{IT-}$)：1.05 V 至 5.4 V
  - 步长为 50mV 的阈值电压
  - 1.2% 电压阈值精度（最大值）
  - 内置迟滞 ($V_{HYS}$)：5%（典型值）
- 超低电源电流：$I_{DD}$ = 250nA（典型值）
- 开漏、推挽；低电平有效输出
- 各种可编程选项：
  - 看门狗启用/禁用
  - 看门狗启动延迟：无延迟至 10 秒
  - 打开窗口与关闭窗口比率选项：1X 至 511X
  - 锁存输出选项
- $\overline{MR}$ 功能支持

## 2 应用

- 车载充电器 (OBC) 和无线充电器
- 驾驶员监控
- 电池管理系统 (BMS)
- 前置摄像头
- 环视系统 ECU




典型应用电路

## 3 说明

TPS36-Q1 是一款超低功耗（典型值为 250nA）器件，可提供具有可编程窗口看门狗计时器的精密电压监控器。TPS36-Q1 支持用于欠压监控的宽阈值电平，在额定温度范围内的精度为 1.2%。

TPS36-Q1 可提供具有多种功能的高精度窗口看门狗计时器，广泛适用于各种应用。关闭窗口计时器可以由工厂编程或用户使用外部电容器进行编程。可以使用逻辑引脚的组合来动态更改打开窗口与关闭窗口的比率。看门狗还提供独特的功能，例如启用/禁用、启动延迟、独立的 WDO 引脚选项。

$\overline{RESET}$ 或 $\overline{WDO}$ 延迟可设定为出厂编程的默认延迟设置或通过外部电容器进行编程。该器件还提供锁存输出操作，监控器或看门狗故障清除之前会锁存输出。

TPS36-Q1 提供了 TPS3852-Q1 器件系列的性能升级替代产品。TPS36-Q1 采用小型 8 引脚 SOT-23 封装。

器件信息

| 器件型号 | 封装 (1) | 封装尺寸（标称值） |
|---|---|---|
| TPS36-Q1 | DDF (8) | 2.90mm × 1.60mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



# Table of Contents

**1 特性** ..... 1
**2 应用** ..... 1
**3 说明** ..... 1
**4 Revision History** ..... 2
**5 器件比较** ..... 3
**6 Pin Configuration and Functions** ..... 4
**7 Specifications** ..... 6
7.1 Absolute Maximum Ratings ..... 6
7.2 ESD Ratings ..... 6
7.3 Recommended Operating Conditions ..... 6
7.4 Thermal Information ..... 7
7.5 Electrical Characteristics ..... 8
7.6 Timing Requirements ..... 9
7.7 Switching Characteristics ..... 10
7.8 Timing Diagrams ..... 11
7.9 Typical Characteristics ..... 12
**8 Detailed Description** ..... 15
8.1 Overview ..... 15
8.2 Functional Block Diagrams ..... 15
8.3 Feature Description ..... 16
8.4 Device Functional Modes ..... 25
**9 Application and Implementation** ..... 26
9.1 Application Information ..... 26
9.2 Typical Applications ..... 27
9.3 Power Supply Recommendations ..... 29
9.4 Layout ..... 29
**10 Device and Documentation Support** ..... 30
10.1 接收文档更新通知 ..... 30
10.2 支持资源 ..... 30
10.3 Trademarks ..... 31
10.4 静电放电警告 ..... 31
10.5 术语表 ..... 31
**11 Mechanical, Packaging, and Orderable Information** ..... 31

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision * (November 2022) to Revision A (December 2022) | Page |
|---|---|
| • 将“预告信息”更改为“量产数据发布” | 1 |

## 5 器件比较

图 5-1 显示了 TPS36-Q1 的器件命名规则。对于所有可能的输出类型、阈值电压选项、看门狗时间选项和输出断言延迟选项，请参阅节 8 了解更多详细信息。有关其他选项的详细信息和可用性，请联系 TI 销售代码或访问 TI 的 E2E 论坛。




**图 5-1. 器件命名规则**

TPS36-Q1 属于引脚兼容的器件系列，提供了不同的功能集，详见表 5-1。

**表 5-1. 引脚兼容的器件系列**

| 器件 | 电压监控器 | 看门狗类型 |
|---|---|---|
| TPS35-Q1 | 是 | Timeout |
| TPS36-Q1 | 是 | 窗口 |
| TPS3435-Q1 | 否 | Timeout |
| TPS3436-Q1 | 否 | 窗口 |

## 6 Pin Configuration and Functions




图 6-1. Pin Configuration Option A DDF Package, 8-Pin SOT-23, TPS36-Q1 Top View




图 6-2. Pin Configuration Option B DDF Package, 8-Pin SOT-23, TPS36-Q1 Top View




图 6-3. Pin Configuration Option C DDF Package, 8-Pin SOT-23, TPS36-Q1 Top View




图 6-4. Pin Configuration Option D DDF Package, 8-Pin SOT-23, TPS36-Q1 Top View

**表 6-1. Pin Functions**

| PIN NAME | PIN NUMBER | | | | I/O | DESCRIPTION |
|---|---|---|---|---|---|---|
| | PINOUT A | PINOUT B | PINOUT C | PINOUT D | | |
| CRST | 3 | 3 | — | — | I | Programmable reset timeout pin. Connect a capacitor between this pin and GND to program the reset timeout period. See 节 8.3.4 for more details. |
| CWD | 2 | 2 | — | — | I | Programmable watchdog timeout input. Watchdog close time is set by connecting a capacitor between this pin and ground. See 节 8.3.2.1 for more details. |
| GND | 4 | 4 | 4 | 4 | — | Ground pin |
| $\overline{MR}$ | 1 | — | 2 | — | I | Manual reset pin. A logic low on this pin asserts the $\overline{RESET}$. See 节 8.3.3 for more details. |
| $\overline{RESET}$ | 7 | 7 | 7 | 7 | O | Reset output. Connect $\overline{RESET}$ to VDD using a pull up resistance when using open drain output. $\overline{RESET}$ is asserted when the voltage at the VDD pin goes below the undervoltage threshold ($V_{IT-}$) or $\overline{MR}$ pin is driven LOW. For pinout options which do not support independent $\overline{WDO}$ pin, $\overline{RESET}$ is also asserted for watchdog error. See 节 8.3.4 for more details. |
| SET0 | 5 | 1 | 1 | 1 | I | Logic input. SET0, SET1, and WD-EN pins select the watchdog window ratios and enable-disable the watchdog; see 节 8.3.2.5 for more details. |
| SET1 | — | 5 | 5 | 5 | I | Logic input. SET0, SET1, and WD-EN pins select the watchdog window ratios and enable-disable the watchdog; see 节 8.3.2.5 for more details. |
| VDD | 8 | 8 | 8 | 8 | I | Supply voltage pin. For noisy systems, connecting a 0.1-µF bypass capacitor is recommended. |
| WD-EN | — | — | 6 | 2 | I | Logic input. Logic high input enables the watchdog monitoring feature. See 节 8.3.2.3 for more details. |
| WDI | 6 | 6 | 3 | 3 | I | Watchdog input. A falling transition (edge) must occur at this pin during the open window in order for $\overline{RESET}$ / $\overline{WDO}$ to not assert. See 节 8.3.2 for more details. |
| $\overline{WDO}$ | — | — | — | 6 | O | Watchdog output. Connect $\overline{WDO}$ to VDD using pull up resistance when using open drain output. $\overline{WDO}$ asserts when a watchdog error occurs. $\overline{WDO}$ only asserts when $\overline{RESET}$ is high. When a watchdog error occurs, $\overline{WDO}$ asserts for the set $\overline{RESET}$ timeout delay ($t_D$). When $\overline{RESET}$ is asserted, $\overline{WDO}$ is deasserted and watchdog functionality is disabled. See 节 8.3.4 for more details. |

# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted(1)

| | | MIN | MAX | UNIT |
|---|---|---|---|---|
| Voltage | VDD | –0.3 | 6.5 | V |
| Voltage | $C_{WD}$, $C_{RST}$, WD – EN, SETx, WDI, $\overline{MR}$ (2), $\overline{RESET}$ (Push Pull), $\overline{WDO}$ (Push Pull) | –0.3 | $V_{DD}$+0.3 (3) | V |
| | $\overline{RESET}$ (Open Drain), $\overline{WDO}$ (Open Drain) | –0.3 | 6.5 | |
| Current | $\overline{RESET}$, $\overline{WDO}$ pin | –20 | 20 | mA |
| Temperature (4) | Operating ambient temperature, $T_A$ | –40 | 125 | ℃ |
| Temperature | Storage, $T_{stg}$ | –65 | 150 | |

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If the logic signal driving $\overline{MR}$ is less than $V_{DD}$, then additional current flows into $V_{DD}$ and out of $\overline{MR}$.
(3) The absolute maximum rating is (VDD + 0.3) V or 6.5 V, whichever is smaller
(4) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

## 7.2 ESD Ratings

| | | | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human body model (HBM), per AEC Q100-002(1) | ±2000 | V |
| | | Charged device model (CDM), per AEC Q100-011 | ±750 | |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|---|---|---|---|---|---|
| Voltage | VDD (Active Low output) | 0.9 | | 6 | V |
| | $C_{WD}$, $C_{RST}$, WD – EN, SETx, WDI, $\overline{MR}$ (1) | 0 | | VDD | |
| | $\overline{RESET}$ (Open Drain) , $\overline{WDO}$ (Open Drain) | 0 | | 6 | |
| | $\overline{RESET}$ (Open Drain) , $\overline{WDO}$ (Push Pull) | 0 | | VDD | |
| Current | $\overline{RESET}$, $\overline{WDO}$ pin current | –5 | | 5 | mA |
| $C_{RST}$ | $C_{RST}$ pin capacitor range | 1.5 | | 1800 | nF |
| $C_{WD}$ | $C_{WD}$ pin capacitor range | 1.5 | | 1000 | nF |
| $T_A$ | Operating ambient temperature | –40 | | 125 | ℃ |

(1) If the logic signal driving $\overline{MR}$ is less than $V_{DD}$, then additional current flows into $V_{DD}$ and out of $\overline{MR}$. $V_{MR}$ should not be higher than $V_{DD}$.

## 7.4 Thermal Information

| THERMAL METRIC[1] | | TPS36-Q1 DDF (SOT23-8) 8 PINS | UNIT |
|---|---|---|---|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 175.3 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 94.7 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 92.4 | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 8.4 | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 91.9 | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

At 1.04 V ≤ $V_{DD}$ ≤ 6 V, $\overline{MR}$ = Open, $\overline{RESET}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, $\overline{WDO}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, output load ($C_{LOAD}$) = 10 pF and over operating free-air temperature range –40℃ to 125℃, unless otherwise noted. VDD ramp rate ≤ 1 V/µs. Typical values are at $T_A$ = 25℃

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **COMMON PARAMETERS** | | | | | | | |
| $V_{DD}$ | Input supply voltage | Active LOW output | | 1.04 | | 6 | V |
| $V_{IT-}$ | Negative-going input threshold accuracy (1) | $V_{IT-}$ = 1.05 V to 1.95 V | | –1.4 | ±0.5 | 1.4 | % |
| | | $V_{IT-}$ = 2.0 V to 5.4 V | | –1.2 | ±0.5 | 1.2 | |
| $V_{HYS}$ | Hysteresis $V_{IT-}$ pin | $V_{IT-}$ = 1.05 V to 5.4 V | | 3 | 5 | 7 | % |
| $I_{DD}$ | Supply current into VDD pin (2) | $V_{DD}$ = 2 V<br>$V_{IT-}$ = 1.05 V to 1.95 V | $T_A$ = –40℃ to 85℃ | | 0.25 | 0.8 | µA |
| | | | | | 0.25 | 3 | |
| | | $V_{DD}$ = 6 V<br>$V_{IT-}$ = 1.05 V to 5.4 V | $T_A$ = –40℃ to 85℃ | | 0.25 | 0.8 | |
| | | | | | 0.25 | 3 | |
| $V_{IL}$ | Low level input voltage WD – EN, WDI, SETx, $\overline{MR}$ (3) | | | | | $0.3V_{DD}$ | V |
| $V_{IH}$ | High level input voltage WD – EN, WDI, SETx, $\overline{MR}$ (3) | | | $0.7V_{DD}$ | | | V |
| $R_{\overline{MR}}$ | Manual reset internal pull-up resistance | | | | 100 | | kΩ |
| **$\overline{RESET}$ / $\overline{WDO}$ (Open-drain active-low)** | | | | | | | |
| $V_{OL}$ | Low level output voltage | $V_{DD}$ =1.5 V, 1.55 V ≤ $V_{IT-}$ ≤ 3.35 V<br>$I_{OUT(Sink)}$ = 500 µA | | | | 300 | mV |
| | | $V_{DD}$ = 3.3 V, 3.4 V ≤ $V_{IT-}$ ≤ 5.4 V<br>$I_{OUT(Sink)}$ = 2 mA | | | | 300 | |
| $I_{lkg(OD)}$ | Open-Drain output leakage current | $V_{DD}$ = $V_{PULLUP}$ = 6V<br>$T_A$ = –40℃ to 85℃ | | | 10 | 30 | nA |
| | | $V_{DD}$ = $V_{PULLUP}$ = 6V | | | 10 | 120 | nA |
| **$\overline{RESET}$ / $\overline{WDO}$ (Push-pull active-low)** | | | | | | | |
| $V_{POR}$ | Power on $\overline{RESET}$ voltage (5) | $V_{OL(max)}$ = 300 mV<br>$I_{OUT(Sink)}$ = 15 µA | | | | 900 | mV |
| $V_{OL}$ | Low level output voltage | $V_{DD}$ = 0.9 V, 1.05 V ≤ $V_{IT-}$ ≤ 1.5 V<br>$I_{OUT(Sink)}$ = 15 µA | | | | 300 | mV |
| | | $V_{DD}$ = 1.5 V, 1.55 V ≤ $V_{IT-}$ ≤ 3.35 V<br>$I_{OUT(Sink)}$ = 500 µA | | | | 300 | |
| | | $V_{DD}$ = 3.3 V, 3.4 V ≤ $V_{IT-}$ ≤ 5.4 V<br>$I_{OUT(Sink)}$ = 2 mA | | | | 300 | |
| $V_{OH}$ | High level output voltage | $V_{DD}$ = 1.8 V, 1.05 V ≤ $V_{IT-}$ ≤ 1.4 V<br>$I_{OUT(Source)}$ = 500 µA | | $0.8V_{DD}$ | | | V |
| | | $V_{DD}$ = 3.3 V, 1.45 V ≤ $V_{IT-}$ ≤ 3.0 V<br>$I_{OUT(Source)}$ = 500 µA | | $0.8V_{DD}$ | | | |
| | | $V_{DD}$ = 6 V, 3.05 V ≤ $V_{IT-}$ ≤ 5.4 V<br>$I_{OUT(Source)}$ = 2 mA | | $0.8V_{DD}$ | | | |

(1) $V_{IT-}$ threshold voltage range from 1.05 V to 5.4 V in 50 mV steps.
(2) If the logic signal driving $\overline{MR}$ is less than $V_{DD}$, then additional current flows into $V_{DD}$ and out of $\overline{MR}$.
(3) $V_{POR}$ is the minimum $V_{DD}$ voltage level for a controlled output state

## 7.6 Timing Requirements

At 1.04 V ≤ $V_{DD}$ ≤ 6 V, $\overline{MR}$ = Open, $\overline{RESET}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, $\overline{WDO}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, output RESET / WDO load ($C_{LOAD}$) = 10 pF and over operating free-air temperature range –40℃ to 125℃, unless otherwise noted. VDD ramp rate ≤ 1 V/µs. Typical values are at $T_A$ = 25℃

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| $t_{GI\_VIT-}$ | Glitch immunity $V_{IT-}$ | 5% $V_{IT-}$ overdrive(1) | | 15 | | µs |
| $t_{\overline{MR}\_PW}$ | $\overline{MR}$ pin pulse duration to assert reset | | | 100 | | ns |
| $t_{P-WD}$ | WDI pulse duration to start next frame (2) | $V_{DD}$ > $V_{IT-}$ | 500 | | | ns |
| $t_{HD-WDEN}$ | WD-EN hold time to enable or disable WD operation (2) | $V_{DD}$ > $V_{IT-}$ | 200 | | | µs |
| $t_{HD-SETx}$ | SETx hold time to change WD timer setting (2) | $V_{DD}$ > $V_{IT-}$ | 150 | | | µs |
| $t_{WC}$ | Watchdog close window time period | Orderable Option TPS36xxxxB | 0.8 | 1 | 1.2 | ms |
| | | Orderable Option TPS36xxxxC | 4 | 5 | 6 | |
| | | Orderable Option TPS36xxxxD | 9 | 10 | 11 | |
| | | Orderable Option TPS36xxxxE | 18 | 20 | 22 | |
| | | Orderable Option TPS36xxxxF | 45 | 50 | 55 | |
| | | Orderable Option TPS36xxxxG | 90 | 100 | 110 | |
| | | Orderable Option TPS36xxxxH | 180 | 200 | 220 | |
| | | Orderable Option TPS36xxxxI | 0.9 | 1 | 1.1 | s |
| | | Orderable Option TPS36xxxxJ | 1.26 | 1.4 | 1.54 | |
| | | Orderable Option TPS36xxxxK | 1.44 | 1.6 | 1.76 | |
| | | Orderable Option TPS36xxxxL | 9 | 10 | 11 | |
| | | Orderable Option TPS36xxxxM | 45 | 50 | 55 | |
| | | Orderable Option TPS36xxxxN | 90 | 100 | 110 | |
| $t_{WO}$ | Watchdog open window time period | SETx pin decide multipler *n* | | *(n-1)* X $t_{WC}$ | | ms |

(1) Overdrive % = [($V_{DD}$/ $V_{IT-}$) – 1] × 100%
(2) Not production tested

## 7.7 Switching Characteristics

At 1.04 V ≤ $V_{DD}$ ≤ 6 V, $\overline{MR}$ = Open, $\overline{RESET}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, $\overline{WDO}$ pull-up resistor ($R_{pull-up}$) = 100 kΩ to VDD, output RESET / WDO load ($C_{LOAD}$) = 10 pF and over operating free-air temperature range –40℃ to 125℃, unless otherwise noted. VDD ramp rate ≤ 1 V/µs. Typical values are at $T_A$ = 25℃

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|
| $t_{STRT}$ | Startup delay(4) | | | | 500 | µs |
| $t_{P\_HL}$ | RESET detect delay for VDD falling below $V_{IT-}$ | $V_{DD}$ : ($V_{IT+}$ + 10%) to ($V_{IT-}$ – 10%)(1) | | 30 | 50 | µs |
| $t_{SD}$ | Watchdog startup delay | Orderable part number TPS36xA, TPS36xG | | 0 | | ms |
| | | Orderable part number TPS36xB, TPS36xH | 180 | 200 | 220 | |
| | | Orderable part number TPS36xC, TPS36xI | 450 | 500 | 550 | |
| | | Orderable part number TPS36xD, TPS36xJ | 0.9 | 1 | 1.1 | s |
| | | Orderable part number TPS36xE, TPS36xK | 4.5 | 5 | 5.5 | |
| | | Orderable part number TPS36xF, TPS36xL | 9 | 10 | 11 | |
| $t_D$ | Reset time delay (3) | Orderable part number TPS36xxxxxxB | 1.6 | 2 | 2.4 | ms |
| | | Orderable part number TPS36xxxxxxC | 9 | 10 | 11 | ms |
| | | Orderable part number TPS36xxxxxxD | 22.5 | 25 | 27.5 | ms |
| | | Orderable part number TPS36xxxxxxE | 45 | 50 | 55 | ms |
| | | Orderable part number TPS36xxxxxxF | 90 | 100 | 110 | ms |
| | | Orderable part number TPS36xxxxxxG | 180 | 200 | 220 | ms |
| | | Orderable part number TPS36xxxxxxH | 0.9 | 1 | 1.1 | s |
| | | Orderable part number TPS36xxxxxxI | 9 | 10 | 11 | s |
| $t_{WDO}$ | Watchdog timeout delay | | | $t_D$ | | s |
| $t_{\overline{MR}\_RES}$ | Propagation delay from $\overline{MR}$ low to reset assertion | $V_{DD}$ ≥ $V_{IT-}$ + 0.2 V, $\overline{MR}$ = $V_{\overline{MR}\_H}$ to $V_{\overline{MR}\_L}$ | | 100 | | ns |
| $t_{\overline{MR}\_tD}$ | Delay from $\overline{MR}$ release to reset deassert | $V_{DD}$ = 3.3 V, $\overline{MR}$ = $V_{\overline{MR}\_L}$ to $V_{\overline{MR}\_H}$ | | $t_D$ | | s |

(1) $t_{P\_HL}$ measured from threshold trip point ($V_{IT-}$) to RESET assert. $V_{IT+}$ = $V_{IT-}$ + $V_{HYS}$
(2) Specified by design parameter. When VDD starts from less than the specified minimum $V_{DD}$ and then exceeds $V_{IT+}$, reset is deasserted after the startup delay ($t_{STRT}$) + $t_D$ delay.
(3) VDD voltage transitions from ($V_{IT-}$ - 10%) to ($V_{IT-}$ + 10%)

## 7.8 Timing Diagrams




Devices with only RESET output, the output will be AND operation of RESET and WDO signals.

**图 7-1. Functional Timing Diagram**

## 7.9 Typical Characteristics

all curves are taken at $T_A$ = 25°C (unless otherwise noted)




图 7-2. $V_{IT-}$ Accuracy vs Temperature




图 7-3. $V_{IT-}$ Accuracy Histogram




图 7-4. $V_{IT-}$ Hysteresis Vs Temperature




图 7-5. Supply Glitch Immunity vs Overdrive




图 7-6. Timer Accuracy vs Temperature




图 7-7. Timer Accuracy Histogram

## 7.9 Typical Characteristics (continued)

all curves are taken at $T_A$ = 25°C (unless otherwise noted)




**图 7-8. $t_{WC}$ vs Capacitance**




**图 7-9. $t_D$ vs Capacitance**




**图 7-10. RESET $V_{OL}$ vs $I_{sink}$, $V_{DD}$ = 1.5 V**




**图 7-11. WDO $V_{OL}$ vs $I_{sink}$, $V_{DD}$ = 1.5 V**




**图 7-12. RESET $V_{OL}$ vs $I_{sink}$, $V_{DD}$ = 3.3 V**




**图 7-13. WDO $V_{OL}$ vs $I_{sink}$, $V_{DD}$ = 3.3 V**

## 7.9 Typical Characteristics (continued)

all curves are taken at $T_A$ = 25°C (unless otherwise noted)




图 7-14. RESET $V_{OH}$ vs $I_{source}$, $V_{DD}$ = 2.0 V




图 7-15. WDO $V_{OH}$ vs $I_{source}$, $V_{DD}$ = 2.0 V




图 7-16. RESET $V_{OH}$ vs $I_{source}$, $V_{DD}$ = 6.0 V




图 7-17. WDO $V_{OH}$ vs $I_{source}$, $V_{DD}$ = 6.0 V




图 7-18. Supply Current vs Power-Supply Voltage

# 8 Detailed Description

## 8.1 Overview

The TPS36-Q1 is a high-accuracy under voltage supervisor with an integrated window watchdog timer device. The device family supports multiple features related to watchdog operation in a compact 8 pin SOT23 package. The devices are available in 4 different pinout configurations. Each pinout offers access to different features to meet the various application requirements. The device family is rated for -Q100 applications.

## 8.2 Functional Block Diagrams




图 8-1. Pinout Option A




图 8-2. Pinout Option B




图 8-3. Pinout Option C




图 8-4. Pinout Option D

## 8.3 Feature Description

### 8.3.1 Voltage Supervisor

The TPS36-Q1 offers high accuracy under voltage supervisor function at very low quiescent current. The voltage supervisor function is always active. After the device powers up from VDD < $V_{POR}$, the RESET and WDO outputs will be actively driven when VDD is greater than $V_{POR}$. The device starts monitoring the supply level when the VDD voltage is greater than 1.04 V. The device will hold the RESET pin asserted for $t_{STRT}$ + $t_D$ time after the VDD > $V_{IT+}$ ($V_{IT-}$ + $V_{HYS}$). Refer 节 *8.3.4* for the $t_D$ value computation. For a capacitor based $t_D$ delay option, the RESET will be asserted for $t_{STRT}$ + 2 msec time if the CRST pin is open.

Device pinout options A to C offer only RESET output. In these devices the internal RESET output from supervisor and WDO output from watchdog timer are ANDed together to drive the external RESET output.

The supervisor offers wide range of fixed monitoring thresholds ($V_{IT-}$) from 1.05 V to 5.40 V in steps of 50 mV. The device asserts the RESET output when the VDD signal falls below $V_{IT-}$ threshold. The device offers hysteresis functionality for voltage supervision. This ensures the supply has recovered above the monitoring threshold before the RESET output is deasserted. The TPS36-Q1 typical voltage hysteresis ($V_{HYS}$) is 5%. Along with the voltage hysteresis, the device keeps the RESET output asserted for time duration $t_D$ after the supply has

risen above $V_{IT+}$. The RESET output assert duration changes from $t_D$ to $t_{STRT}$ + $t_D$ if the VDD signal is ramping from voltage < $V_{POR}$. The $t_D$ time duration can be programmable using an external capacitor or fixed time options offered by the device.

The typical timing behavior for a voltage supervisor and the RESET output is showcased in 图 8-5. The voltage supervisor monitoring output has higher priority over watchdog functionality. If the device voltage supervisor output is asserted, the watchdog functionality will be disabled including WDO assert control. The device resumes watchdog related functionality only after the supply is stable and the $t_D$ time duration has elapsed.




**图 8-5. Voltage Supervisor Timing Diagram**

### 8.3.2 Window Watchdog Timer

The TPS36-Q1 offers high precision window watchdog timer monitoring. The device is available in multiple pinout options A to D which support multiple features to meet ever expanding needs of various applications. Ensure a correct pinout is selected to meet the application needs.

The window watchdog is active when the VDD voltage is higher than the $V_{IT-}$ + $V_{HYS}$ and the RESET is deasserted after the $t_D$ time. The watchdog stays active as long as VDD > $V_{IT-}$ and watchdog is enabled. TPS36-Q1 family offers various startup time delay options to ensure enough time is available for the host to complete boot operation. Please refer *节 8.3.2.4* section for additional details.

The window watchdog timer frame consists of two windows namely close window ($t_{WC}$) followed by open window ($t_{WO}$). The device monitors the WDI pin for falling edge. User is expected to provide a valid falling edge on WDI pin in the open window. Refer *节 5* to arrive at the relevant close window and open window values needed for application. The timer value is reset when a valid falling edge is detected on WDI pin in the $t_{WO}$ time duration. An early fault is reported if a WDI falling edge is detected in close window. A late fault is reported if WDI falling edge is not detected in both close and open window. The device asserts RESET output for pinout options A, B and C or WDO output for pinout D for time $t_D$ in event of watchdog fault. Refer *节 8.3.4* to arrive at the relevant $t_D$ value needed for application.

图 8-6 shows the basic operation for window watchdog timer operation. The TPS36-Q1 watchdog functionality supports multiple features. Details are available in following sub sections.




Devices with only RESET output, the RESET output will be asserted when watchdog error occurs.

**图 8-6. Window Watchdog Timer Operation**

### *8.3.2.1 $t_{WC}$ (Close Window) Timer*

The window watchdog frame consists of two sub frames $t_{WC}$ followed by $t_{WO}$. The host is not expected to drive valid WDI transition during $t_{WC}$ time. A valid WDI transition during $t_{WC}$ frame results in early fault condition and the WDO output is asserted. RESET output is asserted if pinout does not offer independent WDO output. The $t_{WC}$ timer for TPS36-Q1 can be set using an external capacitor connected between CWD pin and GND pin. This feature is available with pinout options A or B. Applications which are space constrained or need timer values which meet offered timer options, can benefit when using pinout options C or D. The TPS36-Q1 offers multiple fixed timer options ranging from 1 msec up-to 100 sec.

The TPS36-Q1 when using capacitance based timer, senses the capacitance value during the power up or after a RESET event. The capacitor is charged and discharged with known internal current source for one cycle to sense the capacitance value. The sensed value is used to arrive at $t_{WC}$ timer for the watchdog operation. This unique implementation helps reduce the continuous charge and discharge current for the capacitor, thus reducing overall current consumption. Continuous charge and discharge of capacitance creates wider dead time (no watchdog monitor functionality) when capacitor is discharging. The dead time is higher for high value of capacitance. The unique implementation of TPS36-Q1 helps avoid the dead time as the capacitance is not continuously charging or discharging under normal operation. Ensure $C_{CWD}$ is < 200 x $C_{CRST}$ for accurate calibration of capacitance. The close time window is decided based on SETx pin combination and the CWD capacitance. 表 8-1 to 表 8-3 highlights the relationship between $t_{WC}$ in second and CWD capacitance in farad. The $t_{WC}$ timer is 20% accurate for an ideal capacitor. Accuracy of the capacitance will have additional impact on the $t_{WC}$ time. Ensure the capacitance meets the recommended operating range. Capacitance outside the recommended range can lead to incorrect operation of the device.

**表 8-1. $t_{WC}$ Equation 1 SET Pin (Pin Configuration A)**

| SET pin value | Equation |
|---|---|
| 0 | $t_{WC}$ (sec) = 79.2 x $10^6$ x $C_{CWD}$ (F) |
| 1 | $t_{WC}$ (sec) = 39.6 x $10^6$ x $C_{CWD}$ (F) |

**表 8-2. $t_{WC}$ Equation 2 SET Pin, WD-EN = 1 (Pin Configuration C, D)**

| SET Pin Value | Equation |
|---|---|
| 00 | $t_{WC}$ (sec) = 79.2 x $10^6$ x $C_{CWD}$ (F) |
| 01 | $t_{WC}$ (sec) = 79.2 x $10^6$ x $C_{CWD}$ (F) |
| 10 | $t_{WC}$ (sec) = 39.6 x $10^6$ x $C_{CWD}$ (F) |
| 11 | $t_{WC}$ (sec) = 9.9 x $10^6$ x $C_{CWD}$ (F) |

表 8-3. $t_{WC}$ Equation 2 SET Pin, WD-EN Not Available (Pin Configuration B)

| SET Pin Value | Equation |
|---|---|
| 00 | $t_{WC}$ (sec) = 79.2 x $10^6$ x $C_{CWD}$ (F) |
| 01 | Watchdog disabled |
| 10 | $t_{WC}$ (sec) = 39.6 x $10^6$ x $C_{CWD}$ (F) |
| 11 | $t_{WC}$ (sec) = 9.9 x $10^6$ x $C_{CWD}$ (F) |

The TPS36-Q1 also offers wide selection of high accuracy fixed $t_{WC}$ timer options starting from 1 msec to 100 sec including various industry standard values. The TPS36-Q1 fixed time options are ±10% accurate for $t_{WC} \geqslant$ 10 msec. For $t_{WC}$ < 10 msec, the accuracy is ±20%. $t_{WC}$ value relevant to application can be identified from the orderable part number. Refer 节 5 to identify mapping of orderable part number to $t_{WC}$ value.

#### 8.3.2.2 $t_{WO}$ (Open Window) Timer

The window watchdog frame consists of two sub frames $t_{WC}$ followed by $t_{WO}$. The host is expected to drive valid WDI transition during $t_{WO}$ time. A valid WDI transition before beginning of $t_{WO}$ frame causes early fault condition. Failure to offer valid WDI transition during $t_{WC}$ and $t_{WO}$ frames results in late fault condition. When a fault condition is detected the WDO output is asserted. RESET output is asserted if pinout does not offer independent WDO output.

The $t_{WO}$ value is derived using $t_{WC}$ value and the window open time ratio value *n*. Equation highlights the relationship between $t_{WO}$ and $t_{WC}$. Refer 节 5 to select available ratio options.

$$t_{WO} = (n - 1) \times t_{WC} \quad (1)$$

Each orderable can offer up to 3 ratio options based on the available SET pins. Refer 节 8.3.2.5 to identify mapping of ratio value to SET pin control. The maximum $t_{WO}$ value is limited to 640 second. Ensure selected $t_{WC}$ and ratio combination does not lead to $t_{WO}$ value greater than 640 second.

#### 8.3.2.3 Watchdog Enable Disable Operation

The TPS36-Q1 supports watchdog enable or disable functionality. This functionality is critical for different use cases as listed below.

- Disable watchdog during firmware update to avoid host RESET.
- Disable watchdog during software step-by-step debug operation.
- Disable watchdog when performing critical task to avoid watchdog error interrupt.
- Keep watchdog disabled until host boots up.

The TPS36-Q1 supports watchdog enable or disable functionality through either WD-EN pin (pin configuration C,D) or SET[1:0] = 0b'01 (pin configuration B) logic combination. For a given pinout only one of these two methods is available for the user to disable watchdog operation.

For a pinout which offers a WD-EN pin, the watchdog enable disable functionality is controlled by the logic state of WD-EN pin. Drive WD-EN = 1 to enable the watchdog operation or drive WD-EN = 0 to disable the watchdog operation. The WD-EN pin can be toggled any time during the device operation. The 图 8-7 diagram shows timing behavior with WD-EN pin control.




Devices with only RESET output, the output will be AND operation of RESET and WDO signals.

**图 8-7. Watchdog Enable: WD-EN Pin Control**

SET[1:0] = 0b'01 combination can be used to disable watchdog operation with a pinout which offers SET1 and SET0 pins, but does not include WD-EN pin. The SET pin logic states can be changed at any time during watchdog operation. Refer 节 8.3.2.5 section for additional details regarding SET[1:0] pin behavior.

Pinout options A, B offer watchdog timer control using a capacitance connected between CWD and GND pin. A capacitance value higher than recommended or connect to GND leads to watchdog functionality getting disabled. Capacitance based disable operation overrides the other two options mentioned above. Changing capacitance on the fly does not enable or disable watchdog operation. A power supply recycle or device recovery after UV fault, $\overline{MR}$ low event is needed to detect change in capacitance.

Ongoing watchdog frame is terminated when watchdog is disabled. WDO stays deasserted when watchdog operation is disabled. For a pinout with only RESET output, the RESET can assert if supply supervisor error occurs. When enabled the device immediately enters $t_{WC}$ frame and start watchdog monitoring operation.

#### *8.3.2.4 $t_{SD}$ Watchdog Start Up Delay*

The TPS36-Q1 supports watchdog startup delay feature. This feature is activated after power up or after a RESET assert event or after WDO assert event. When $t_{SD}$ frame is active, the device monitors the WDI pin but the WDO output is not asserted. This feature allows time for the host complete boot process before watchdog monitoring can take over. The start up delay helps avoid unexpected WDO or RESET assert events during boot. The $t_{SD}$ time is predetermined based on the device part number selected. Refer *节 5* section for details to map the part number to $t_{SD}$ time. Pinout option A, B are available only in no delay or 10 sec start up delay options.

The $t_{SD}$ frame is complete when the time duration selected for $t_{SD}$ is over or host provides a valid transition on the WDI pin. The host must provide a valid transition on the WDI pin during $t_{SD}$ time. The device exits the $t_{SD}$ frame and enters watchdog monitoring phase after valid WDI transition. Failure to provide valid transition on WDI pin triggers the watchdog error by asserting the WDO output pin. For devices with only RESET output, the RESET pin is asserted.

The $t_{SD}$ frame is not initiated when the watchdog functionality is enabled using WD-EN pin or SET[1:0] pin or WDI float functionality as described in *节 8.3.2.3* section.

图 8-8 shows the operation for $t_{SD}$ time frame.




Devices with only RESET output, the output will be AND operation of RESET and WDO signals.

**图 8-8. $t_{SD}$ Frame Behavior**

### *8.3.2.5 SET Pin Behavior*

The TPS36-Q1 offers one or two SET pins based on the pinout option selected. SET pins offer flexibility to the user to program the $t_{WO}$ timer on the fly to meet various application requirements. Typical use cases where SET pin can be used are

- Use wide open window timer when host is in sleep mode, change to small timeout operation when host is operational. Watchdog can be used to wake up the host after long duration to perform the application related activities before going back to sleep.
- Change to wide open window timer when performing system critical tasks to ensure watchdog does not interrupt the critical task. Change timer to application specified interval after the critical task is complete.

The $t_{WO}$ timer value for the device is combination of $t_{WC}$ timer selection based on the CWD pin or fixed timer value along with SET pin logic level. The $t_{WC}$ timer value is decided based on the Watchdog Close Time selector in the 节 5 section. The SET pin logic level is decoded during the device power up. The SET pin value can be changed any time during the operation. SETx pin change which leads to change of watchdog timer value or enable disable state, terminates the ongoing watchdog frame immediately. SETx pins can be updated when WDO or RESET output is asserted as well. The updated $t_{WO}$ timer value will be applied after output is deasserted and the $t_{SD}$ timer is over or terminated.

For a pinout which offers only SET0 pin to the user, the $t_{WO}$ ratio value is decided based on the Watchdog Open Time Ratio selector field in the orderable part number. Refer 节 5 for available options. 表 8-4 showcases an example of the $t_{WO}$ values for different SET0 logic levels when using Watchdog Close Time setting as option D = 10 msec.

表 8-4. $t_{WO}$ Values with SET0 Pin Only (Pin Configuration A)

| Watchdog Open Time Ratio Selection | $t_{WO}$ | |
|---|---|---|
| | SET0 = 0 | SET0 = 1 |
| A | 10 msec | 30 msec |
| B | 30 msec | 70 msec |
| C | 70 msec | 150 msec |
| D | 150 msec | 310 msec |
| E | 310 msec | 630 msec |
| F | 630 msec | 1270 msec |

Pinout which offer both SET0 & SET1 pins to the user, the $t_{WO}$ ratio value is decided based on the Watchdog Open Time Ratio selector field in the orderable part number. Refer 节 5 for available options. Two SETx pins offer 3 different time scaling options. The SET[1:0] = 0b'01 combination disables the watchdog operation. 表 8-5 showcases an example of the $t_{WO}$ values for different SET[1:0] logic levels when using Watchdog Close Time setting as option G = 100 msec. The package pin out selected does not offer WD-EN pin.

表 8-5. $t_{WO}$ Values with SET0 & SET1 Pins, WD-EN Pin Not Available (Pin Configuration B)

| Watchdog Open Time Ratio selection | $t_{WO}$ | | | |
|---|---|---|---|---|
| | SET[1:0] = 0b'00 | SET[1:0] = 0b'01 | SET[1:0] = 0b'10 | SET[1:0] = 0b'11 |
| A | 100 msec | Watchdog disable | 300 msec | 1500 msec |
| B | 300 msec | Watchdog disable | 700 msec | 3100 msec |
| C | 700 msec | Watchdog disable | 1500 msec | 6300 msec |
| D | 1500 msec | Watchdog disable | 3100 msec | 12700 msec |
| E | 3100 msec | Watchdog disable | 6300 msec | 25500 msec |
| F | 6300 msec | Watchdog disable | 12700 msec | 51100 msec |

1. Example for Watchdog Close Time setting = 100 msec.

Selected pinout option can offer WD-EN pin along with SET[1:0] pins (Pin Configuration C, D). With this pinout, the WD-EN pin controls watchdog enable and disable operation. The SET[1:0] = 0b'01 combination operates as SET[1:0] = 0b'00.

Ensure the $t_{WO}$ value with SETx ratio does not exceed 640 sec. If a selection of close window timer and ratio results in $t_{WO}$ > 640 sec, the timer value will be restricted to 640 sec.

图 8-9 to 图 8-11 show the timing behavior with respect to SETx status changes.




图 8-9. Watchdog Behavior with SETx Pin Status




**图 8-10. Watchdog Operation with 2 SET Pins**




**图 8-11. Watchdog Operation with 1 SET Pin**

### 8.3.3 Manual RESET

The TPS36-Q1 supports manual reset functionality using $\overline{MR}$ pin. $\overline{MR}$ pin when driven with voltage lower than 0.3 x VDD, asserts the RESET output. The $\overline{MR}$ pin has 100 kΩ pull up to VDD. The $\overline{MR}$ pin can be left floating. The internal pull up will ensure the output is not asserted due to $\overline{MR}$ pin trigger.

The output is deasserted after $\overline{MR}$ pin voltage rises above 0.7 x VDD voltage and time $t_D$ is elapsed. Refer 图 8-12 for more details.




**图 8-12. $\overline{MR}$ Pin Response**

### 8.3.4 RESET and WDO Output

The TPS36-Q1 device can offer RESET or RESET with independent WDO output pin. The output configuration is dependent on the pinout variant selected. For a pinout which has only RESET output, the RESET output is asserted when VDD voltage is below the monitored threshold or $\overline{MR}$ pin voltage is lower than threshold or watchdog timer error is detected. For a pinout which has independent RESET and WDO output pins, the RESET output is asserted when VDD voltage is below the monitored threshold or $\overline{MR}$ pin voltage is lower than threshold. WDO output is asserted only when watchdog timer error is detected. RESET error has higher priority than WDO error. If RESET is asserted when WDO is asserted, the device deasserts the WDO pin and watchdog is disabled until RESET pin is deasserted and startup delay frame is terminated.

The output will be asserted for $t_D$ time when any relevant events described above are detected. The time $t_D$ can be programmed by connecting a capacitor between CRST pin and GND or device will assert $t_D$ for fixed time duration as selected by orderable part number. Refer *节 5* section for all available options.

方程式 2 describes the relationship between capacitor value and the time $t_D$. Ensure the capacitance meets the recommended operating range. Capacitance outside the recommended range can lead to incorrect operation of the device.

$$t_D \text{ (sec)} = 4.95 \times 10^6 \times C_{CRST} \text{ (F)} \quad (2)$$

TPS36-Q1 also offers a unique option of latched output. An orderable with latched output will hold the output in asserted state indefinitely until the device is power cycled or the error condition is addressed. If the output is latched due to voltage supervisor undervoltage detection, the output latch will be released when VDD voltage rises above the $V_{IT-} + V_{HYS}$ level. If the output is latched due to $\overline{MR}$ pin low voltage, the output latch will be released when $\overline{MR}$ pin voltage rises above 0.7 x $V_{DD}$ level. If the output is latched due to watchdog timer error, the output latch will be released when a WDI negative edge is detected or the device is shutdown and powered up again. 图 8-13 shows timing behavior of the device with latched output configuration.




**图 8-13. Output Latch Timing Behavior**

## 8.4 Device Functional Modes

表 8-6 summarizes the functional modes of the TPS36-Q1.

**表 8-6. Device Functional Modes**

| VDD | WATCHDOG STATUS | WDI | $\overline{\text{WDO}}$ | $\overline{\text{RESET}}$ |
|---|---|---|---|---|
| $V_{DD} < V_{POR}$ | Not Applicable | — | Undefined | Undefined |
| $V_{POR} \leqslant V_{DD} < V_{IT-}$ | Not Applicable | Ignored | High | Low |
| $V_{DD} \geqslant V_{IT+}$ | Disabled | Ignored | High | High |
| | Enabled | $t_{WC(max)} \leqslant t_{pulse}$ [1] $\leqslant t_{WC(max)} + t_{WO(min)}$ | High | High |
| | Enabled | $t_{WC(max)} > t_{pulse}$ [1] | Low | High |
| | Enabled | $t_{WC(max)} + t_{WO(max)} < t_{pulse}$ [1] | Low | High |

(1) Where $t_{pulse}$ is the time between falling edges on WDI.

# 9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

The following sections describe in detail proper device implementation, depending on the final application requirements.

### 9.1.1 CRST Delay

The TPS36-Q1 features two options for setting the reset delay ($t_D$): using a fixed timing and programming the timing through an external capacitor.

#### *9.1.1.1 Factory-Programmed Reset Delay Timing*

Fixed reset delay timings are available using pinouts C and D. Using these timings enables a high-precision, 10% accurate reset delay timing.

#### *9.1.1.2 Adjustable Capacitor Timing*

The TPS36-Q1 also offers programmable reset delay option when using pinout A and B. The TPS36-Q1 can be programmed to have a desired reset delay by connecting a capacitor between CRST pin and GND. The typical delay time resulting from a given external capacitance on the CRST pin can be calculated by 方程式 3 , where $t_D$ is the reset delay time in seconds and $C_{CRST}$ is the capacitance in farads.

$$t_D \text{ (sec)} = 4.95 \times 10^6 \times C_{CRST} \text{ (F)} \quad (3)$$

To minimize the difference between the calculated reset delay time and the actual reset delay time, use a use a high-quality ceramic dielectric COG capacitor and minimize parasitic board capacitance around this pin. 表 9-1 lists the reset delay time ideal capacitor values for $C_{CRST}$.

**表 9-1. Reset Delay Time for Common Ideal Capacitor Values**

| $C_{CRST}$ | RESET DELAY TIME ($t_D$) | | | UNIT |
|---|---|---|---|---|
| | MIN (1) | TYP | MAX (1) | |
| 10 nF | 39.6 | 49.5 | 59.4 | ms |
| 100 nF | 396 | 495 | 594 | ms |
| 1 µF | 3960 | 4950 | 5940 | ms |

(1) Minimum and maximum values are calculated using ideal capacitors.

### 9.1.2 Watchdog Window Functionality

The TPS36-Q1 features two options for setting the close window watchdog timer ($t_{WC}$): using a fixed timing and programming the timing through an external capacitor.

#### *9.1.2.1 Factory-Programmed watchdog Timing*

Fixed watchdog window close timings are available using pinout C and D. Using these timings enables a high-precision, 10% accurate watchdog timer $t_{WC}$.

#### 9.1.2.2 Adjustable Capacitor Timing

Pinout options A and B support adjustable $t_{WC}$ timing. This is achievable by connecting a capacitor between CWD and GND pin. Consult 表 8-1, 表 8-2, and 表 8-3 for calculating typical $t_{WC}$ values using ideal capacitors. Capacitor tolerances will cause additional deviation. For the most accurate timing, use ceramic capacitors with COG dielectric material.

## 9.2 Typical Applications

### 9.2.1 Design 1: Monitoring Microcontroller Supply and Watchdog During Operational and Sleep Modes

The TPS36-Q1 can utilize high-accuracy voltage monitoring and on-the-fly SETx assigning to monitor a microcontroller that has both an operational and sleep mode.






**图 9-1. Monitoring Microcontroller Supply and Watchdog During Operation and Sleep**

#### 9.2.1.1 Design Requirements

**表 9-2. Design Parameters**

| PARAMETER | DESIGN REQUIREMENT | DESIGN RESULT |
|---|---|---|
| Voltage Threshold | Typical Voltage Threshold of 1.65 V | Typical Voltage Threshold of 1.65 V |
| Window Close Time During Operation | Typical $t_{WC}$ of 50 ms during opertation | Typical $t_{WC}$ of 50 ms |
| Window Open Time During Operation | Typical $t_{WO}$ of 1.4 s during operation | Typical $t_{WO}$ of 1.55 s |
| Window Close Time During Sleep | Typical $t_{WC}$ of 50 ms during sleep | Typical $t_{WC}$ of 50 ms |
| Window Open Time During Sleep | Typical $t_{WO}$ of 12 s during operation | Typical $t_{WO}$ of 12.75 s |
| RESET Delay | 200 ms | 200 ms |
| Output Logic | Open-drain | Open-drain |
| Maximum Device Current Consumption | 20 µA | 250 nA typical, 3 µA maximum |

#### 9.2.1.2 Detailed Design Procedure

##### 9.2.1.2.1 Setting Voltage Threshold

The negative-going threshold voltage, $V_{IT-}$, is set by the device variant. 方程式 4 shows how to calculate the "Threshold Voltage" section of the orderable part number.

$$\text{OPN "Threshold Voltage" number} = (V_{IT-} - 1) / 0.05 \quad (4)$$

In this example, the nominal supply voltage for the microcontroller is 1.8 V. The minimum supply voltage is 10% lower than the nominal supply voltage, or 1.62 V. Setting a 1.65 V threshold ensures that the device is reset just before the supply voltage reaches the minimum allowed. Thus a 1.65 V threshold is chosen and, using 方程式 4, the part number is reduced to TPS36xx13xxxxxxxQ1. The hysteresis is 5% typical, resulting in a positive-going threshold voltage, $V_{IT+}$, of 1.73 V.

#### 9.2.1.2.2 Determining Window Timings During Operation and Sleep Modes

The TPS36-Q1 allows for precise 10% accurate watchdog timings. This application requires two different window timings in order to maximize power efficiency: one for the microcontroller's operational state and one for its sleep state. To achieve this, the host can reassign the SETx pins when it transitions between states. A window close time, $t_{WC}$, of 50 ms typical is chosen because of the application's 50 ms typical $t_{WC}$ requirement. The application requires a minimum watchdog open time, $t_{WO}$, of 1.4 s during operation and a $t_{WO}$ of 12 s during sleep. Thus, the possible variant options are narrowed to TPS36xx13FExDDFRQ1.

#### 9.2.1.2.3 Meeting the Minimum Reset Delay

The TPS36-Q1 features two options for selecting reset delays: fixed delays and capacitor-programmable delays. The TPS36-Q1 supports only fixed watchdog timings and fixed reset delays or programmable watchdog timings and programmable reset delays. The application requires a 200 ms minimum reset delay, thus reset delay option G is used. Because of these requirements and no need for a startup delay, the TPS36CA13FEGDDFRQ1 is used.

#### 9.2.1.2.4 Setting the Watchdog Window

In this application, the watchdog timing options are based on the WDI signal that is provided to the TPS36-Q1. A watchdog WDI setting must be chosen such that a transition must always occur within the open watchdog window. There are several ways to achieve these window parameters. An external capacitor can be placed on the CWD pin and calculated to have a sufficient window close time. Another option is to use one of the factory-programmed timing options. An additional advantage of choosing one of the factory-programmed options is the ability to reduce the number of components required, thus reducing overall BOM cost.

#### 9.2.1.2.5 Calculating the $\overline{\text{RESET}}$ Pullup Resistor

The TPS36-Q1 uses an open-drain configuration for the $\overline{\text{RESET}}$ output, as shown in 图 9-2.When the FET is off, the resistor pulls the drain of the transistor to VDD and when the FET is turned on, the FET pulls the output to ground, thus creating an effective resistor divider. The resistors in this divider must be chosen to ensure that $V_{OL}$ is below its maximum value. To choose the proper pullup resistor, there are three key specifications to keep in mind: the pullup voltage ($V_{PU}$), the recommended maximum $\overline{\text{RESET}}$ pin current ($I_{RST}$), and $V_{OL}$. The maximum $V_{OL}$ is 0.3 V, meaning that the effective resistor divider created must be able to bring the voltage on the reset pin below 0.3 V with $I_{RST}$ kept below 2 mA for $V_{DD} \geq$ 3 V and 500 µA for $V_{DD}$ = 1.5 V. For this example, with a $V_{PU}$ =$V_{DD}$ = 1.5 V, a resistor must be chosen to keep $I_{RST}$ below 500 µA because this value is the maximum consumption current allowed. To ensure this specification is met, a pullup resistor value of 10 kΩ was selected, which sinks a maximum of 180 µA when $\overline{\text{RESET}}$ is asserted.




**图 9-2. Open-Drain $\overline{\text{RESET}}$ Configuration**

## 9.3 Power Supply Recommendations

This device is designed to operate from an input supply with a voltage range between 1.04 V and 6 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1-µF capacitor between the VDD pin and the GND pin.

## 9.4 Layout

### 9.4.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice recommends placing a 0.1-µF ceramic capacitor as near as possible to the VDD pin. If a capacitor is not connected to the CRST pin, then minimize parasitic capacitance on this pin so the $\overline{\text{RESET}}$ delay time is not adversely affected.

- Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1-µF ceramic capacitor as near as possible to the VDD pin.
- Place $C_{CRST}$ capacitor as close as possible to the CRST pin.
- Place $C_{CWD}$ capacitor as close as possible to the CWD pin.
- Place the pullup resistor on the $\overline{\text{RESET}}$ pin as close to the pin as possible.

### 9.4.2 Layout Example






**图 9-3. Typical Layout for the pinout C of TPS36-Q1**

# 10 Device and Documentation Support

## 10.1 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 *订阅更新* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 10.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
所有商标均为其各自所有者的财产。

### 10.4 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 10.5 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| TPS36BA12ACADDFRQ1 | ACTIVE | SOT-23-THIN | DDF | 8 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | NLLOA | Samples |
| TPS36BA38ACADDFRQ1 | ACTIVE | SOT-23-THIN | DDF | 8 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | NLHOB | Samples |
| TPS36CA66BECDDFRQ1 | ACTIVE | SOT-23-THIN | DDF | 8 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | NLHOD | Samples |

(1) The marketing status values are defined as follows:
**ACTIVE:** Product device recommended for new designs.
**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.
**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**




**TAPE DIMENSIONS**




| | |
|---|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| TPS36BA12ACADDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS36BA38ACADDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TPS36CA66BECDDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TPS36BA12ACADDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS36BA38ACADDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TPS36CA66BECDDFRQ1 | SOT-23-THIN | DDF | 8 | 3000 | 210.0 | 185.0 | 35.0 |

# PACKAGE OUTLINE

## DDF0008A

## SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




LAND PATTERN EXAMPLE
SCALE:15X


NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4222047/C 10/2022

NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4222047/C 10/2022

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

# 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265