





TPS2551-Q1 ZHCSQV0A - JUNE 2008 - REVISED SEPTEMBER 2023

TPS2551-Q1 可调限流配电开关

1 特性

符合汽车应用要求

可调节电流限制: 100 mA 至 1100 mA

快速过流响应:2μs(典型值)

94mΩ 高侧 MOSFET

反向输入-输出电压保护

工作电压范围: 2.5V 至 6.5V

抗尖峰脉冲故障报告

最大待机电源电流 1 µ A

• 结温范围: -40°C至 125°C

• 内置软启动

15kV ESD 保护(采用外部电容)

2 应用

USB 端口/集线器

手机

便携式计算机

高容性负载

反向电压保护

3 说明


TPS2551 配电开关适用于可能遇到重容性负载和短路 的应用,在单个封装中集成了一个 100mΩ N 沟道 MOSFET。用户可以通过外部电阻器在 100mA 和 1.1A 之间调节电流限制阈值。电源开关的上升和下降 次数受到控制,以尽可能降低开关期间的电流浪涌。

当输出负载超过电流限制阈值或出现短路时,该器件通 过切换至恒定电流模式来将输出电流限制在所需的水 平。当输出电压被驱动至高于输入电压时,内部反向电 压比较器将禁用电源开关以保护开关输入侧的器件。在 过流和反向电压情况下, FAULT 逻辑输出被置为低电 平。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸(标称值) ⁽²⁾
TPS2551-Q1	SOT-23 (6)	2.90mm × 1.60mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)



作为 USB 电源开关的典型应用



Table of Contents

1 特性 1	8.3 Feature Description	11
2 应用	8.4 Programming	12
3 说明	9 Application and Implementation	
4 Revision History	9.1 Application Information	14
5 Pin Configurations and Functions3	9.2 Typical Application	14
6 Specifications4	9.3 Power Supply Recommendations	18
6.1 Absolute Maximum Ratings4	9.4 Layout	19
6.2 ESD Ratings	10 Device and Documentation Support	21
6.3 Recommended Operating Conditions5	10.1 接收文档更新通知	21
6.4 Thermal Information5	10.2 支持资源	21
6.5 Electrical Characteristics5	10.3 Trademarks	
6.6 Typical Characteristics7	10.4 静电放电警告	21
7 Parameter Measurement Information10	10.5 术语表	
8 Detailed Description11	11 Mechanical, Packaging, and Orderable	
8.1 Overview11	Information	22
8.2 功能方框图11		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision * (June 2008) to Revision A (September 2023)	Page
• 更新了整个文档中的表格、图和交叉参考的编号格式	1
• Removed the "Functional Block Diagram", and changed the section title to "Pin Functi	ions"3
Added the "ESD Ratings" section	4
• 添加了"功能方框图"部分	11
Added the "Feature Description" section	
Added the "Device Functional Modes" section	12
Added the "Programming" section	
Added the "Application and Implementation" section	14
Added the "Typical Application" section	14
Added the "Design Requirements" section	14
Added the "Detail Design Procedure" section	14
Added the "Typical Application as USB Power Switch" section	17
Added the "Detail Design Procedure" section	
Added the "Power Supply Recommendations" section	18
Added the "Layout" section	19

Product Folder Links: TPS2551-Q1



5 Pin Configurations and Functions




图 5-1. DBV Package 6-Pin SOT-23 Top View

Table 5-1. Pin Functions - 6 Pins

Р	PIN I/O		DESCRIPTION
NAME	NO.		DECORN HOW
EN	3	I	Enable input, logic high turns on power switch
FAULT	4	0	Active-low open-drain output, asserted during overcurrent, overtemperature, or reverse-voltage conditions.
GND	2		Ground connection
ILIM	5	I	External resistor used to set current-limit threshold; recommended 14.3 k $\Omega \leqslant R_{ILIM} \leqslant 80.6$ k Ω .
IN	1	ı	Input voltage; connect a 0.1 μF or greater ceramic capacitor from IN to GND as close to the IC as possible.
OUT	6	0	Power-switch output

提交文档反馈

3

English Data Sheet: SLVS850



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted(1) (2)

		MIN	TYP	MAX	UNIT		
	Voltage range on IN, OUT, EN, ILIM, FAULT	- 0.3		7	V		
	Voltage range from IN to OUT	- 7		7	V		
I _{OU}	Continuous output current	Internally limited					
	Continuous total power dissipation	See "Thermal Information Table"					
	FAULT sink current		25		mA		
	ILIM source current		1		mA		
TJ	Operating junction temperature range	- 40		150	°C		
T _{Sg}	Storage temperature range	- 65		150	°C		
	Lead temperature 1.6 mm (1/16-inch) from case for 10 seconds		300		°C		

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	V _(CCD) Flectrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins		V
V (ESD)		Charged device model (CDM), per JEDEC specification JS-002, all pins	1500	V

提交文档反馈 Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ Voltages are referenced to GND unless otherwise noted.



6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{IN}	Input voltage, IN	2.5	6.5	V
V _{EN}	Enable voltage	0	6.5	V
I _{OUT}	Continuous output current, OUT	0	1.1	Α
R _{ILIM}	Current-limit set resistor from ILIM to GND	14.3	80.6	kΩ
I FAULT	FAULT sink current	0	10	mA
TJ	Operating junction temperature	- 40	125	°C

6.4 Thermal Information

BOARD	PACKAGE	THERMAL RESISTANCE ⁰ JA	THERMAL RESISTANCE ⁰ JC	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low-K ⁽¹⁾	DBV	350°C/W	55°C/W	285 mW	2.85 mW/°C	155 mW	114 mW
High-K ⁽²⁾	DBV	160°C/W	55°C/W	625 mW	6.25 mW/°C	340 mW	250 mW

¹⁾ The JEDEC low-K (1s) board used to derive this data was a 3-in × 3-in, two-layer board with 2-oz copper traces on top of the board.

6.5 Electrical Characteristics

over recommended operating junction temperature range, 2.5 V \leq V_{IN} \leq 6.5 V, R_{ILIM} = 14.3 k Ω , V_{EN} = 5.0 V (unless otherwise noted)

	PARAMETER	TE	MIN	TYP	MAX	UNIT		
POWE	R SWITCH							
_	Static drain-source on-state	T _J = 25°C			94	100		
r _{DS(on)}	resistance	- 40°C ≤ T _J ≤ 125	5°C			140	mΩ	
	Dies times surfacet	V _{IN} = 6.5 V	$C_{I} = 1 \mu F, R_{I} = 100 \Omega,$		1.0	1.5		
t _r	Rise time, output	V _{IN} = 2.5 V	(see Figure 7-1)		0.65	1.0	ms	
		V _{IN} = 6.5 V	$C_L = 1 \mu F, R_L = 100 \Omega,$	0.2		0.5		
t _f	Fall time, output	V _{IN} = 2.5 V	(see 图 7-1)	0.2		0.5	ms	
ENABL	E INPUT EN OR EN							
V _{IH}	High-level input voltage		1.1			V		
V _{IL}	Low-level input voltage				0.66	V		
I _{EN}	Input current	V _{EN} = 0 V or 6.5 V	- 0.5		0.5	μ А		
t _{on}	Turnon time	C = 1 :: F B = 10		,	3.6	ms		
t _{off}	Turnoff time	$C_L = 1 \mu F, R_L = 10$			3	ms		
CURRE	ENT LIMIT	•						
		R _{ILIM} = 80.6 kΩ		160	265	350		
los	Short-circuit current, OUT connected to GND	R _{ILIM} = 38.3 kΩ	350	550	700	mA		
		$R_{ILIM} = 15 \text{ k}\Omega$	1100	1450	1700			
	Current-limit threshold (maximum	R _{ILIM} = 80.6 kΩ	340	365	390	mA		
loc	dc output current I _{OUT} delivered to	R _{ILIM} = 38.3 kΩ	670	715	755			
	load)	$R_{ILIM} = 15 \text{ k}\Omega$	1600	1700	1800			
t _{ios}	Response time to short circuit	V _{IN} = 5.0 V (see 图		2		μs		
REVER	RSE-VOLTAGE PROTECTION			1				

Product Folder Links: TPS2551-Q1

提交文档反馈

5

⁽²⁾ The JEDEC high-K (2s2p) board used to derive this data was a 3-in × 3-in, multilayer board with 1-oz internal power and ground planes and 2-oz copper traces on top and bottom of the board.



6.5 Electrical Characteristics (续)

over recommended operating junction temperature range, 2.5 V \leq V $_{IN}$ \leq 6.5 V, R $_{ILIM}$ = 14.3 k Ω , V $_{EN}$ = 5.0 V (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
	Reverse-voltage comparator trip point (V _{OUT} - V _{IN})			95	135	190	mV
	Time from reverse-voltage condition to MOSFET turn off	V _{IN} = 5.0 V		3	5	7	ms
SUPPL	Y CURRENT		,				
I _{IN_off}	Supply current, low-level output	V_{IN} = 6.5 V, No load on O $R_{\text{ILIM}} \leqslant 80.6 \text{ k}\Omega$	V_{IN} = 6.5 V, No load on OUT, V_{EN} = 0 V, 14.3 k Ω \leqslant R_{ILIM} \leqslant 80.6 k Ω				μ А
	Cumply suggest high level suggest	V _{IN} = 6.5 V, No load on	R_{ILIM} = 15 k Ω			150	^
I _{IN_on}	Supply current, high-level output	OUT, $V_{EN} = 6.5 \text{ V}$	R _{ILIM} = 80.6 kΩ			130	μ А
I _{REV}	Reverse leakage current	V _{OUT} = 6.5 V, V _{IN} = 0 V, T		0.01	1	μА	
UNDER	RVOLTAGE LOCKOUT						
V _{UVLO}	Low-level input voltage, IN	V _{IN} rising			2.35	2.45	V
	Hysteresis, IN	T _J = 25°C		25		mV	
FAULT	FLAG					,	
V _{OL}	Output low voltage, FAULT	I FAULT = 1 mA				180	mV
	Off-state leakage	V _{FAULT} = 6.5 V				1	μА
	CALII T de alitale	FAULT assertion or deass condition	5	7.5	10		
	FAULT deglitch	FAULT assertion or deass condition	AULT assertion or deassertion due to reverse-voltage ondition		4	6	ms
THERN	IAL SHUTDOWN						
	Thermal shutdown threshold			155			°C
	Thermal shutdown threshold in current-limit			135			°C
	Hysteresis				15		°C

⁽¹⁾ Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

提交文档反馈


Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVS850

6

Product Folder Links: TPS2551-Q1

6.6 Typical Characteristics




提交文档反馈

1


English Data Sheet: SLVS850



6.6 Typical Characteristics (continued)



6.6 Typical Characteristics (continued)





7 Parameter Measurement Information




图 7-1. Test Circuit and Voltage Waveforms




图 7-2. Response Time to Short-Circuit Waveform




图 7-3. Output Voltage vs. Current-Limit Threshold

10 提交文档反馈

Copyright © 2023 Texas Instruments Incorporated


Product Folder Links: TPS2551-Q1

8 Detailed Description

8.1 Overview

The TPS2551 is a current-limited power-distribution switch that uses N-channel MOSFETs for applications where short-circuits or heavy capacitive loads are encountered. This device allows the user to program the current-limit threshold between 100 mA and 1.1 A via an external resistor. Additional device shutdown features include overtemperature protection and reverse-voltage protection. The device incorporates an internal charge pump and gate drive circuitry necessary to drive the N-channel MOSFET. The charge pump supplies power to the driver circuit and provides the necessary voltage to pull the gate of the MOSFET above the source. The charge pump operates from input voltages as low as 2.5 V and requires little supply current. The driver controls the gate voltage of the power switch. The driver incorporates circuitry that controls the rise and fall times of the output voltage to limit large current and voltage surges and provide built-in soft-start functionality.

8.2 功能方框图



8.3 Feature Description

8.3.1 Overcurrent

The TPS2551 responds to an overcurrent condition by limiting its output current to the I_{OC} and I_{OS} levels shown in Figure 8-1. Three response profiles are possible depending on the loading conditions and are summarized in Figure 7-3.

One response profile occurs if the TPS2551 is enabled into a short-circuit. The output voltage is held near zero potential with respect to ground and the TPS2551 ramps the output current to I_{OS} (see Figure 6-3).

A second response profile occurs if a short is applied to the output after the TPS2551 is enabled. The device responds to the overcurrent condition within time t_{IOS} (see Figure 7-2). The current-sense amplifier is over-driven during this time and momentarily disables the internal current-limit MOSFET. The current-sense amplifier gradually recovers and limits the output current to I_{OS} .

A third response profile occurs if the load current gradually increases. The device first limits the load current to I_{OC} . If the load demands a current greater than I_{OC} , the TPS2551 folds back the current to I_{OS} and the output voltage decreases to I_{OS} x R_{LOAD} for a resistive load, which is shown in Figure 7-3.

The TPS2551 thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. The device turns off when the junction temperature exceeds 135°C (typ). The device remains off until the junction temperature cools 15°C (typ) and then restarts. The TPS2551 cycles on/off until the overload is removed (see Figure 6-5 and Figure 6-7).

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

11

Product Folder Links: TPS2551-Q1

8.3.2 Reverse-Voltage Protection

The reverse-voltage protection feature turns off the N-channel MOSFET whenever the output voltage exceeds the input voltage by 135 mV (typical) for 4-ms preventing the damage to devices on the input side of the TPS2551. This reverse-voltage protection also prevents further damage by lessening the chance that the significant current sinks into the input capacitance. The N-channel MOSFET is allowed to turn-on once the output voltage goes below the input voltage for the same 4-ms deglitch time. The reverse-voltage comparator also asserts the FAULT output (active-low) after 4-ms.

8.3.3 FAULT Response

The FAULT open-drain output is asserted (active low) during an overcurrent, overtemperature or reverse-voltage condition. The output remains asserted until the fault condition is removed. The TPS2551 is designed to eliminate false FAULT reporting by using an internal delay "deglitch" circuit for overcurrent (7.5-ms) and reverse-voltage (4-ms) conditions without the need for external circuitry. This design ensures that FAULT is not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving fault conditions. Overtemperature conditions are not deglitched and assert the FAULT signal immediately.

8.3.4 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop from large current surges.

8.3.5 Enable (EN)

The logic enable controls the power switch, bias for the charge pump, driver, and other circuits to reduce the supply current. The supply current is reduced to less than 1- μ A when a logic high is present on $\overline{\text{EN}}$ or when a logic low is present on EN. A logic low input on $\overline{\text{EN}}$ or a logic high input on EN enables the driver, control circuits, and power switch. The enable input is compatible with both TTL and CMOS logic levels.

8.3.6 Thermal Sense

The TPS2551 protects itself with two independent thermal sensing circuits that monitor the operating temperature of the power-switch and disables operation if the temperature exceeds recommended operating conditions. The device operates in constant-current mode during an overcurrent conditions, which increases the voltage drop across power-switch. The power dissipation in the package is proportional to the voltage drop across the power-switch, so the junction temperature rises during an overcurrent condition. The first thermal sensor turns off the power-switch when the die temperature exceeds 135°C and the part is in current limit. The second thermal sensor turns off the power-switch when the die temperature exceeds 155°C regardless of whether the power-switch is in current limit. Hysteresis is built into both thermal sensors, and the switch turns on after the device has cooled approximately 15°C. The switch continues to cycle off and on until the fault is removed. The open-drain false reporting output FAULT is asserted (active low) immediately during an overtemperature shutdown condition.

8.3.7 Device Functional Modes

There are no other functional modes.

8.4 Programming

8.4.1 Programming the Current-Limit Threshold

The overcurrent threshold is user programmable via an external resistor. Many applications require that the minimum current-limit is above a certain current level or that the maximum current-limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for R_{ILIM} . The following equations and Figure 8-1 can be used to calculate the resulting overcurrent threshold for a given external resistor value (R_{ILIM}). Figure 8-1 includes current-limit tolerance due to variations caused by

Copyright © 2023 Texas Instruments Incorporated Product Folder Links: *TPS2551-Q1*

temperature and process. Ensure that the traces routing the R_{ILIM} resistor to the TPS2551 are as short as possible to reduce parasitic effects on the current-limit accuracy.

There are two important current-limit thresholds for the device and are related by Figure 7-3. The first threshold is the short-circuit current threshold I_{OS} . I_{OS} is the current delivered to the load if the part is enabled into a short-circuit or a short-circuit is applied during normal operation. The second threshold is the overcurrent threshold I_{OC} . I_{OC} is the peak dc current that can be delivered to the load before the device begins to limit current. I_{OC} is important if ramped loads or slow transients are common to the application. It is important to consider both I_{OS} and I_{OC} when choosing R_{ILIM} . R_{ILIM} can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OS(min)}$ curve and choose a value of R_{ILIM} below this value. Programming the current-limit above a minimum threshold is important to ensure start-up into full-load or heavy capacitive loads. The resulting maximum dc load current is the intersection of the selected value of R_{ILIM} and the $I_{OC(max)}$ curve.

To design below a maximum dc current level, find the intersection of R_{ILIM} and the maximum desired load current on the $I_{OC(max)}$ curve and choose a value of R_{ILIM} above this value. Programming the current-limit below a maximum threshold is important to avoid current-limiting upstream power supplies causing the input voltage bus to droop. The resulting minimum short-circuit current is the intersection of the selected value of R_{ILIM} and the $I_{OS(min)}$ curve.

Overcurrent threshold equations (I_{OC}):

- $I_{OC(max)}$ (mA) = (24500 V) / (R_{ILIM} k Ω) ^{0.975} + 50
- $I_{OC(typ)}$ (mA) = (23800 V) / (R_{ILIM} k Ω) $^{0.985}$ + 50
- $I_{OC(min)}$ (mA) = (23100 V) / (R_{ILIM} k Ω) $^{0.996}$ + 50

Short-circuit current equations (IOS):

- $I_{OS(max)}$ (mA) = (25500 V) / (R_{ILIM} k Ω) ^{1.013} + 50
- $I_{OS(typ)}$ (mA) = (28700 V) / (R_{ILIM} k Ω) 1.114 + 50
- $I_{OS(min)}$ (mA) = (39700 V) / (R_{ILIM} k Ω) ^{1.342} + 50

where 14.3 k $\Omega \le R_{\text{ILIM}} \le 80.6 \text{ k}\Omega$. $I_{\text{OS(typ)}}$ and $I_{\text{OS(max)}}$ are not plotted to improve graph clarity.




图 8-1. Current-Limit Threshold vs RILIM

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS2551-Q1 current-limited power switch uses N-channel MOSFETs in applications requiring continuous load current. The device enters constant-current mode when the load exceeds the current limit threshold.

9.2 Typical Application

9.2.1 Two-Level Current-Limit Circuit

Some applications require different current-limit thresholds depending on external system conditions.

9-1 shows an implementation for an externally controlled, two-level current-limit circuit. The current-limit threshold is set by the total resistance from ILIM to GND (see previously discussed "Programming the Current-Limit Threshold" section). A logic-level input enables/disables MOSFET Q1 and changes the current-limit threshold by modifying the total resistance from ILIM to GND. Additional MOSFETs/resistor combinations can be used in parallel to Q1/R2 to increase the number of additional current-limit levels.

备注

Do not drive the ILIM directly with an external signal.




图 9-1. Two-Level Current-Limit Circuit

9.2.2 Design Requirements

For this example, use the parameters shown in 表 9-1.

表 9-1. Design Requirements

·	•
PARAMETER	VALUE
Input voltage	5 V
Output voltage	5 V
Above a minimum current limit	1000 mA
Below a maximum current limit	1250 mA

9.2.3 Detail Design Procedure

Copyright © 2023 Texas Instruments Incorporated

9.2.3.1 Designing Above a Minimum Current Limit

Some applications require that current-limiting cannot occur below a certain threshold. For this example, assume that 1 A must be delivered to the load so that the minimum desired current-limit threshold is 1000 mA. Use the I_{OS} equations and Figure 8-1 to select R_{ILIM} .

- I_{OS(min)} (mA) = 1000 mA
- $I_{OS(min)}$ (mA) = (39700 V) / (R_{ILIM} (k Ω)) $^{1.342}$ + 50
- R_{ILIM} (k Ω) = [(39700 V) / ($I_{OS(min)}$ (mA) 50)]^{1/1.342}
- $R_{ILIM} = 16.14 \text{ k}\Omega$

Select the closest 1% resistor less than the calculated value: R_{ILIM} = 16 k Ω . This selection sets the minimum current-limit threshold at 1 A . Use the I_{OC} equations, Figure 8-1, and the previously calculated value for R_{ILIM} to calculate the maximum resulting current-limit threshold.

- $R_{II IM} = 16 k\Omega$
- $I_{OC(max)}$ (mA) = (24500 V) / (R_{ILIM} ($k\Omega$)) 0.975 + 50
- $I_{OC(max)}$ (mA) = (24500 V) / (16 (k Ω))^{0.975} + 50
- I_{OC(max)} = 1691 mA

The resulting maximum current-limit threshold is 1.69 A with a 16-k Ω resistor.

9.2.3.2 Designing Below a Maximum Current Limit

Some applications require that current-limiting must occur below a certain threshold. For this example, assume that the desired upper current-limit threshold must be below 1.25 A to protect an up-stream power supply. Use the I_{OC} equations and Figure 8-1 to select R_{ILIM} .

- $I_{OC(max)}$ (mA) = 1250 mA
- $I_{OC(max)}$ (mA) = (24500 V) / (R_{ILIM} (k Ω))^{0.975} + 50
- R_{ILIM} (k Ω) = [(24500 V) / (($I_{OC(max)}$ (mA)) 50)]^{1/0.975}
- $R_{II IM} = 22.05 \text{ k}\Omega$

Select the closest 1% resistor greater than the calculated value: R_{ILIM} = 22 k Ω . This selection sets the maximum current-limit threshold at 1.25 A. Use the I_{OS} equations, Figure 8-1, and the previously calculated value for R_{ILIM} to calculate the minimum resulting current-limit threshold.

- $R_{ILIM} = 22 k\Omega$
- $I_{OS(min)}$ (mA) = (39700 V) / (R_{ILIM} (k Ω)) 1.342 + 50
- $I_{OS(min)}$ (mA) = (39700 V) / (22 (k Ω)) ^{1.342} + 50
- I_{OS(min)} = 677 mA

The resulting minimum current-limit threshold is 677 mA with a 22-k Ω resistor.

9.2.3.3 Input and Output Capacitance

Input and output capacitance improve the performance of the device; optimize the actual capacitance for the particular application. For all applications, a 0.01 $\,\mu$ F to 0.1 $\,\mu$ F ceramic bypass capacitor between IN and GND is recommended as close to the device as possible for local noise de-coupling. This precaution reduces ringing on the input due to power-supply transients. Additional input capacitance may be needed on the input to reduce voltage overshoot from exceeding the absolute maximum voltage of the device during heavy transients. This additional input capacitance is especially important during bench testing when long, inductive cables are used to connect the evaluation board to the bench power-supply.

Placing a high-value electrolytic capacitor on the output pin is recommended when the large transient currents are expected on the output. Additionally, bypassing the output with a 0.01 $\,\mu$ F to 0.1 $\,\mu$ F ceramic capacitor improves the immunity of the device to short-circuit transients.

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

15

English Data Sheet: SLVS850

9.2.4 Auto-Retry Functionality

Some applications require that an overcurrent condition disables the part momentarily during a fault condition and re-enables after a pre-set time. This *auto-retry* functionality can be implemented with an external resistor and capacitor. During a fault condition, FAULT pulls low disabling the part. The part is disabled when EN is pulled low, and FAULT goes high impedance allowing C_{RETRY} to begin charging. The part re-enables when the voltage on EN reaches the turnon threshold, and the auto-retry time is determined by the resistor/capacitor time constant. The part continues to cycle in this manner until the fault condition is removed.




图 9-2. Auto-Retry Functionality

Some applications require auto-retry functionality and the ability to enable/disable with an external logic signal. The Figure 9-3 below shows how an external logic signal can drive EN through R_{FAULT} and maintain auto-retry functionality. The resistor/capacitor time constant determines the auto-retry time-out period.




图 9-3. Auto-Retry Functionality With External EN Signal

Copyright © 2023 Texas Instruments Incorporated

9.2.5 Latch-Off Functionality

The circuit in 8 9-4 uses an SN74HC00 quad-NAND gate to implement overcurrent latch-off. The SN74HC00 high-speed CMOS logic gate is selected because it operates over the 2.5-V to 6.5-V range of the TPS2551.

This circuit is designed to work with the active-high TPS2551. ENABLE must be logic low during start-up until V_{IN} is stable to ensure that the switch initializes in the OFF state. A logic high on ENABLE turns on the switch after V_{IN} is stable. FAULT momentarily pulls low during an overcurrent condition, which latches STAT logic low and disables the switch. The host can monitor STAT for an overcurrent condition. Toggling ENABLE resets STAT and re-enables the switch.




图 9-4. Overcurrent Latch-Off Using a Quad-NAND Gate

9.2.6 Typical Application as USB Power Switch

9.2.6.1 Design Requirements

For this example, use the parameters shown in 表 9-2.

PARAMETER VALUE Input voltage 5 V 5 V Output voltage Current 1250 mA

表 9-2. Design Requirements

9.2.6.1.1 USB Power-Distribution Requirements

USB can be implemented in several ways regardless of the type of USB device being developed. Several powerdistribution features must be implemented.

Product Folder Links: TPS2551-Q1

- SPHs must:
 - Current-limit downstream ports
 - Report overcurrent conditions
- BPHs must:
 - Enable/disable power to downstream ports
 - Power up at <100 mA
 - Limit inrush current (<44 Ω and 10 μ F)
- · Functions must:
 - Limit inrush currents
 - Power up at <100 mA

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

17

The feature set of the TPS2551 meets each of these requirements. The integrated current-limiting and overcurrent reporting is required by self-powered hubs. The logic-level enable and controlled rise times meet the need of both input and output ports on bus-powered hubs and the input ports for bus-powered functions.

9.2.6.2 Detail Design Procedure

9.2.6.2.1 Universal Serial Bus (USB) Power-Distribution Requirements

One application for this device is for current-limiting in universal serial bus (USB) applications. The original USB interface was a 12-Mb/s or 1.5-Mb/s, multiplexed serial bus designed for low-to-medium bandwidth PC peripherals (e.g., keyboards, printers, scanners, and mice). As the demand for more bandwidth increased, the USB 2.0 standard was introduced increasing the maximum data rate to 480-Mb/s. The four-wire USB interface is conceived for dynamic attach-detach (hot plug-unplug) of peripherals. Two lines are provided for differential data, and two lines are provided for 5-V power distribution.

USB data is a 3.3-V level signal, but power is distributed at 5 V to allow for voltage drops in cases where power is distributed through more than one hub across long cables. Each function must provide its own regulated 3.3 V from the 5-V input or its own internal power supply. The USB specification classifies two different classes of devices depending on its maximum current draw. A device classified as low-power can draw up to 100 mA as defined by the standard. A device classified as high-power can draw up to 500 mA. It is important that the minimum current-limit threshold of the current-limiting power-switch exceed the maximum current-limit draw of the intended application. Always reference the latest USB standard when considering the current-limit threshold

The USB specification defines two types of devices as hubs and functions. A USB hub is a device that contains multiple ports for different USB devices to connect and can be self-powered (SPH) or bus-powered (BPH). A function is a USB device that is able to transmit or receive data or control information over the bus. A USB function can be embedded in a USB hub. A USB function can be one of three types included in the list below.

- · Low-power, bus-powered function
- · High-power, bus-powered function
- Self-powered function

SPHs and BPHs distribute data and power to downstream functions. The TPS2551 has higher current capability than required for a single USB port allowing it to power multiple downstream ports.

9.3 Power Supply Recommendations

9.3.1 Self-Powered and Bus-Powered Hubs

A SPH has a local power supply that powers embedded functions and downstream ports. This power supply must provide between 4.75 V to 5.25 V to downstream facing devices under full-load and no-load conditions. SPHs are required to have current-limit protection and must report overcurrent conditions to the USB controller. Typical SPHs are desktop PCs, monitors, printers, and stand-alone hubs.

A BPH obtains all power from an upstream port and often contains an embedded function. The BPH must power up with less than 100 mA. The BPH usually has one embedded function, and power is always available to the controller of the hub. If the embedded function and hub require more than 100 mA on power up, the power to the embedded function may need to be kept off until enumeration is completed. To keep the embedded function power off, remove power or shut off the clock to the embedded function. Power switching the embedded function is not necessary if the aggregate power draw for the function and controller is less than 100 mA. The total current drawn by the bus-powered device is the sum of the current to the controller, the embedded function, and the downstream ports, and it is limited to 500 mA from an upstream port.

9.3.2 Low-Power Bus-Powered and High-Power Bus-Powered Functions

Both low-power and high-power bus-powered functions obtain all power from upstream ports. Low-power functions always draw less than 100 mA; high-power functions must draw less than 100 mA at power up and can

Product Folder Links: TPS2551-Q1

Copyright © 2023 Texas Instruments Incorporated

draw up to 500 mA after enumeration. If the load of the function is more than the parallel combination of 44 Ω and 10 μ F at power up, the device must implement inrush current limiting.

9.3.3 Power Dissipation and Junction Temperature

The low on-resistance of the N-channel MOSFET allows small surface-mount packages to pass large currents. It is good design practice to estimate power dissipation and junction temperature. The below analysis gives an approximation for calculating junction temperature based on the power dissipation in the package. However, it is important to note that thermal analysis is strongly dependent on additional system level factors. Such factors include air flow, board layout, copper thickness and surface area, and proximity to other devices dissipating power. Good thermal design practice must include all system level factors in addition to individual component analysis.

Begin by determining the $r_{DS(on)}$ of the N-channel MOSFET relative to the input voltage and operating temperature. As an initial estimate, use the highest operating ambient temperature of interest and read $r_{DS(on)}$ from the typical characteristics graph. Using this value, the power dissipation can be calculated by:

 $P_D = r_{DS(on)} \times I_{OUT}^2$

Where:

P_D = Total power dissipation (W)

 $r_{DS(on)}$ = Power switch on-resistance (Ω)

I_{OUT} = Maximum current-limit threshold (A)

This step calculates the total power dissipation of the N-channel MOSFET.

Finally, calculate the junction temperature:

$$T_J = P_D \times R_{\theta,JA} + T_A$$

Where:

 T_A = Ambient temperature (°C)

 $R_{\theta,JA}$ = Thermal resistance (°C/W)

 P_D = Total power dissipation (W)

Compare the calculated junction temperature with the initial estimate. If they are not within a few degrees, repeat the calculation using the "refined" $r_{DS(on)}$ from the previous calculation as the new estimate. Two or three iterations are generally sufficient to achieve the desired result. The final junction temperature is highly dependent on thermal resistance R $_{\theta}$ JA, and thermal resistance is highly dependent on the individual package and board layout. The "Thermal Information Table" at the beginning of this document provides example thermal resistances for specific packages and board layouts.

9.4 Layout

9.4.1 Layout Guidelines

- TI recommends placing the 100-nF bypass capacitor near the IN and GND pins, and make the connections using a low-inductance trace.
- TI recommends placing a high-value electrolytic capacitor and a 100-nF bypass capacitor on the output pin when large transient currents are expected on the output.
- The traces routing the RILIM resistor to the device must be as short as possible to reduce parasitic effects on the current limit accuracy.
- The PowerPAD must be directly connected to PCB ground plane using wide and short copper trace.



9.4.2 Layout Example




图 9-5. Layout Recommendation

10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

Product Folder Links: TPS2551-Q1

10.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Copyright © 2023 Texas Instruments Incorporated

提交文档反馈

21



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS2551-Q1



www.ti.com 29-Jul-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS2551QDBVRQ1	NRND	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PIUQ	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2551-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 29-Jul-2022

● Catalog : TPS2551

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2551QDBVRQ1	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
ı	TPS2551QDBVRQ1	SOT-23	DBV	6	3000	200.0	183.0	25.0	



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司