Documents

## TPS22994 具有通用输入输出（GPIO）和 I ${ }^{2}$ C 控制功能的四通道负载开关

## 1 特性

- 输入电压：1．0V 至 3.6 V
- 低导通状态电阻 $\left(\mathrm{V}_{\mathrm{BIAS}}=7.2 \mathrm{~V}\right)$
$-V_{I N}=3.3 \mathrm{~V}$ 时，$R_{O N}=41 \mathrm{~m} \Omega$
$-V_{I N}=1.8 \mathrm{~V}$ 时，$R_{O N}=41 \mathrm{~m} \Omega$
$-V_{I N}=1.5 \mathrm{~V}$ 时，$R_{O N}=41 \mathrm{~m} \Omega$
$-V_{I N}=1.0 \mathrm{~V}$ 时，$R_{O N}=41 \mathrm{~m} \Omega$
- VBIAS 电压范围：2．7V 至 17.2 V
- 适合于 $1 \mathrm{~S} / 2 \mathrm{~S} / 3 \mathrm{~S} / 4 \mathrm{~S}$ 锂离子电池拓扑结构
- 每通道持续电流最大为 1 A
- 静态电流
- 单通道 $<12 \mu \mathrm{~A}$
- 全部四通道 $<22 \mu \mathrm{~A}$
- 关断电流（全部四通道）$<7 \mu \mathrm{~A}$
- 四个 1.2 V 兼容 GPIO 控制输入
- $\mathrm{I}^{2} \mathrm{C}$ 配置（每通道）
- 开／关控制
- 可编程转换率控制（5 个选项）
- 可编程接通延迟（4 个选项）
- 可编程输出放电（4 个选项）
- $I^{2} C$ SwitchALL ${ }^{T M}$ 用于多通道 $/$ 多芯片控制的命令
- 四方扁平无引线（QFN）－20 封装， $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ，高度 0.75 mm


## 2 应用

- 超薄个人电脑
- 笔记本电脑
- 平板电脑
- 服务器
- 一体机


## 3 说明

TPS22994 是一款多通道，低 $\mathrm{R}_{\mathrm{ON}}$ 负载开关，此开关具有用户可编程特性。 此器件包括四个 $N$ 通道属氧化物半导体场效应晶体管（MOSFET），能够在 1.0 V 至 3.6 V 输入电压范围内运行。由于开关可通过 $\mathrm{I}^{2} \mathrm{C}$ 控制，因此非常适用于 GPIO 有限的处理器。
TPS22994 器件的上升时间受到内部控制以避免浪涌电流。TPS22994 具有五个可编程转换率选项，四个接通延迟选项和四个快速输出放电（QOD）电阻选项。

此器件的通道可由 GPIO 或 I ${ }^{2} \mathrm{C}$ 控制。 缺省运行模式为通过 ONx 端子的 GPIO 控制。 $I^{2} C$ 从地址端子可接至高电平或低电平，以分配 7 个唯一的器件地址。

TPS22994 采用节省空间的 RUK 封装（焊球间距 0.4 mm ），并可在 $-40^{\circ} \mathrm{C}$ 至 $85^{\circ} \mathrm{C}$ 的自然通风温度范围内运行。

| 器件信息 ${ }^{(1)}$ |  |  |
| :---: | :---: | :---: |
| 部件号 | 封装 | 封装尺寸（标称值） |
| TPS22994 | WQFN（20） | $3.00 \mathrm{~mm} \times 3.00 \mathrm{~mm}$ |

（1）要了解所有可用封装，请见数据表末尾的可订购产品附录。

## 4 简化电路原理图



## 目录

1 特性 ..... 1
2 应用 ..... 1
3 说明 ..... 1
4 简化电路原理图 ..... 1
5 修订历史记录 ..... 2
6 Device Comparison Table ..... 3
7 Pin Configuration and Functions ..... 4
8 Specifications ..... 5
8．1 Recommended Operating Conditions ..... 5
8．2 Absolute Maximum Ratings ..... 5
8．3 Handling Ratings ..... 5
8．4 Thermal Information ..... 6
8．5 Electrical Characteristics ..... 6
8．6 Switching Characteristics， $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ ..... 9
8．7 Switching Characteristics， $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ ..... 9
8．8 Typical Characteristics ..... 11
9 Detailed Description ..... 18
9．1 Overview ..... 18
9．2 Functional Block Diagram ..... 18
9．3 Feature Description ..... 19
9．4 Device Functional Modes ..... 24
9．5 Register Map． ..... 25
10 Applications and Implementation． ..... 27
10．1 Application Information． ..... 27
10.2 Typical Application ..... 30
11 Layout． ..... 35
11．1 Board Layout ..... 35
12 器件和文档支持 ..... 36
12.1 商标 ..... 36
12.2 静电放电警告 ..... 36
12.3 术语表 ..... 36
13 机械封装和可订购信息 ..... 36

## 5 修订历史记录

Changes from Revision A（September 2014）to Revision B Page
－Updated MAX limits in the Electrical Characteristics table． ..... 6
－Updated Detailed Design Procedure for Parallel Channels Application． ..... 30
Changes from Original（August 2014）to Revision A Page
－初始发布的完整版数据表 ..... 1

## 6 Device Comparison Table

| TPS22994 |  |
| :--- | :---: |
| R $_{\text {ON }}$ TYPICAL AT 3.3 $\mathbf{V}\left(\mathbf{V}_{\text {BIAS }}=\mathbf{7 . 2} \mathbf{~ V )}\right.$ | $41 \mathrm{~m} \Omega$ |
| RISE TIME ${ }^{(1)}$ | Programmable |
| ON DELAY ${ }^{(1)}$ | Programmable |
| QUICK OUTPUT DISCHARGE ${ }^{(1) ~}{ }^{(2)}$ | Programmable |
| MAXIMUM OUTPUT CURRENT (per channel) | 1 A |
| GPIO ENABLE | Active High |
| OPERATING TEMP | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

(1) See Application Information section.
(2) This feature discharges output of the switch to GND through an internal resistor, preventing the output from floating. See Application information section.

## 7 Pin Configuration and Functions



Pin Functions

| Pin |  | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |
| Exposed Thermal Pad |  | - | Exposed thermal pad for thermal relief. Tie to GND. |
| 1 | VOUT2 | 0 | Channel 2 output. |
| 2 | VIN2 | 1 | Channel 2 input. |
| 3 | VBIAS | 1 | Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.7 V to 17.2 V . See the Applications and Implementation section. |
| 4 | VIN1 | 1 | Channel 1 input. |
| 5 | VOUT1 | 0 | Channel 1 output. |
| 6 | ADD1 | 1 | Device address pin. Tie high or low. Do not leave floating. See the Applications and Implementation section. |
| 7 | ON4 | 1 | Active high channel 4 control input. Do not leave floating. |
| 8 | ON3 | 1 | Active high channel 3 control input. Do not leave floating. |
| 9 | ON2 | 1 | Active high channel 2 control input. Do not leave floating. |
| 10 | ON1 | 1 | Active high channel 1 control input. Do not leave floating. |
| 11 | VOUT4 | 0 | Channel 4 output. |
| 12 | VIN4 | 1 | Channel 4 input. |
| 13 | GND | - | Device ground. |
| 14 | VIN3 | 1 | Channel 3 input. |
| 15 | VOUT3 | 0 | Channel 3 output. |
| 16 | ADD2 | 1 | Device address pin. Tie high or low. See the Applications and Implementation section. |
| 17 | SCL | 1 | Serial clock input. |
| 18 | VDD | 1 | $I^{2} \mathrm{C}$ device supply input. Tie this pin to the $\mathrm{I}^{2} \mathrm{C}$ SCL/SDA pull-up voltage. See the Applications and Implementation section. |
| 19 | SDA | 1/O | Serial data input/output. |
| 20 | ADD3 | I | Device address pin. Tie high or low. See the Applications and Implementation section. |

## 8 Specifications

### 8.1 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V$ | Input voltage for VIN1, VIN2, VIN3, | For $\mathrm{V}_{\text {BIAS }}<4.6 \mathrm{~V}$ | 1.0 | $\left(\mathrm{V}_{\text {BIAS }}-1 \mathrm{~V}\right)$ | V |
| VINx | VIN4 | For $\mathrm{V}_{\text {BIAS }} \geq 4.6 \mathrm{~V}$ | 1.0 | 3.6 | V |
| $\mathrm{V}_{\text {BIAS }}$ | Supply voltage for VBIAS |  | 2.7 | 17.2 | V |
| $V_{\text {DD }}$ | Supply voltage for VDD |  | 1.62 | 3.6 | V |
| $\mathrm{V}_{\text {ADDx }}$ | Input voltage for ADD1, ADD2, ADD |  | 0 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\text {ONx }}$ | Input voltage for ON1, ON2, ON3, O |  | 0 | 5 | V |
| $\mathrm{V}_{\text {OUTx }}$ | Output voltage for VOUT1, VOUT2, | UT3, VOUT4 | 0 | $\mathrm{V}_{\mathrm{INx}}$ | V |
| $\mathrm{C}_{\text {INx }}$ | Input capacitor on VIN1, VIN2, VIN3 |  | $1^{(1)}$ |  | $\mu \mathrm{F}$ |

(1) Refer to application section.

### 8.2 Absolute Maximum Ratings ${ }^{(1)}$

Over operating free-air temperature range (unless otherwise noted)

|  |  | VALUE |  | UNIT ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX |  |
| $\mathrm{V}_{\text {INX }}$ | Input voltage for VIN1, VIN2, VIN3, VIN4 | -0.3 | 4 | V |
| $\mathrm{V}_{\text {BIAS }}$ | Supply voltage for VBIAS | -0.3 | 20 | V |
| $\mathrm{V}_{\text {OUTx }}$ | Output voltage for VOUT1, VOUT2, VOUT3, VOUT4 | -0.3 | 4 | V |
| $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}, \mathrm{~V}_{\mathrm{SCL}}, \\ & \mathrm{~V}_{\mathrm{SDA}}, \mathrm{~V}_{\mathrm{ADDx}} \end{aligned}$ | Input voltage for VDD, SCL, SDA, ADD1, ADD2, ADD3 | -0.3 | 4 | V |
| $\mathrm{V}_{\text {ONX }}$ | Input voltage for ON1, ON2, ON3, ON4 | -0.3 | 6 | V |
| $\mathrm{I}_{\text {MAX }}$ | Maximum continuous switch current per channel |  | 1 | A |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature ${ }^{(3)}$ | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Maximum junction temperature |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| TLEAD | Maximum lead temperature (10-s soldering time) |  | 300 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground pin.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T A(\max )]$ is dependent on the maximum operating junction temperature $\left[T_{J(\max )}\right]$, the maximum power dissipation of the device in the application $[\mathrm{PD}(\mathrm{max})]$, and the junction-to-ambient thermal resistance of the part/package in the application (өJA), as given by the following equation: $\mathrm{T}_{\mathrm{A}(\max )}=\mathrm{T}_{\mathrm{J}(\max )}-\left(\theta_{\mathrm{JA}} \times \mathrm{P}_{\mathrm{D}(\text { max })}\right)$

### 8.3 Handling Ratings

|  |  | MIN | MAX | UNIT |  |
| :--- | :--- | :--- | ---: | ---: | :---: |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| ESD $^{(1)}$ | Electrostatic discharge protection | Human-Body Model $(\mathrm{HBM})^{(2)}$ | -2000 | 2000 | V |
|  |  | Charged-Device Model $(\mathrm{CDM})^{(3)}$ | --500 | 500 | V |

[^0]
### 8.4 Thermal Information

| THERMAL METRIC ${ }^{(1)(2)}$ |  | TPS22994 | UNIT |
| :---: | :---: | :---: | :---: |
|  |  | RUK |  |
|  |  | 20 PINS |  |
| $\Theta_{J A}$ | Junction-to-ambient thermal resistance | 46 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{J C(t o p)}$ | Junction-to-case(top) thermal resistance | 50 |  |
| $\Theta_{\mathrm{JB}}$ | Junction-to-board thermal resistance | 18 |  |
| $\Psi_{J T}$ | Junction-to-top characterization parameter | 0.7 |  |
| $\Psi_{\text {JB }}$ | Junction-to-board characterization parameter | 18 |  |
| $\Theta_{\mathrm{JC} \text { (bottom) }}$ | Junction-to-case(bottom) thermal resistance | 4.2 |  |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

### 8.5 Electrical Characteristics

The specification applies over the operating ambient temperature $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ (Full) (unless otherwise noted). Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ (unless otherwise noted).

|  | PARAMETER | TEST CONDITIONS |  | $\mathrm{T}_{\mathrm{A}}$ | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES CURRENTS AND LEAKAGES |  |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{Q}, \mathrm{VBIAS}}$ | Quiescent current for VBIAS (all four channels) | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{IN} 1,2,3,4}=\text { lower of }\left(\mathrm{V}_{\mathrm{BIAS}^{-}} \mathrm{V}\right) \text { or } 3.6 \\ & \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ON} 1,2,3,4}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {BIAS }}=2.7 \mathrm{~V}$ | Full | 18.3 | 27.6 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ |  | 18.9 | 28.6 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=4.5 \mathrm{~V}$ |  | 19.4 | 29.9 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}$ |  | 19.9 | 30.3 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ |  | 21.1 | 33.6 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=10.8 \mathrm{~V}$ |  | 21.2 | 34.8 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=12.6 \mathrm{~V}$ |  | 21.2 | 35.0 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=17.2 \mathrm{~V}$ |  | 21.2 | 35.7 |  |
|  | Quiescent current for VBIAS (single channel) | $\begin{aligned} & \mathrm{I}_{\text {OUT } 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\text {IN } 1}=\text { lower of }\left(\mathrm{V}_{\mathrm{BIAS}}-1 \mathrm{~V}\right) \text { or } 3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ON} 1}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN } 2,3,4}=\mathrm{V}_{\mathrm{ON} 2,3,4}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {BIAS }}=2.7 \mathrm{~V}$ | Full | 8.3 | 16.6 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ |  | 8.8 | 17.6 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=4.5 \mathrm{~V}$ |  | 9.5 | 18.9 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}$ |  | 9.9 | 19.6 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ |  | 11.3 | 22.5 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=10.8 \mathrm{~V}$ |  | 11.7 | 23.6 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=12.6 \mathrm{~V}$ |  | 11.7 | 23.8 |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=17.2 \mathrm{~V}$ |  | 11.9 | 24.4 |  |
| $\mathrm{I}_{\mathrm{Q}, \mathrm{VDD}}$ | Quiescent current for VDD | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{IN}, 2,3,4}=\mathrm{V}_{\mathrm{ON} 1,2,3,4}=3.6 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SCL}}=0 \mathrm{~Hz} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | Full | 0.6 | 1.1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  | 1.2 | 1.9 |  |
| $\mathrm{I}_{\text {DYN, VDD }}$ | Average dynamic current for VDD during $\mathrm{I}^{2} \mathrm{C}$ communication | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{IN} 1,2,3,4}=\mathrm{V}_{\mathrm{ON} 1,2,3,4}=3.6 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SLL}}=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | Full | 7.7 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  | 19.0 |  |  |
| $\mathrm{I}_{\text {DYN, VBIAS }}$ | Average dynamic current for VBIAS (all four channels) during $\mathrm{I}^{2} \mathrm{C}$ communication | $\begin{aligned} & \mathrm{I}_{\text {OUT } 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\text {IN } 1,2,3,4}=\text { lower of }\left(\mathrm{V}_{\mathrm{BIAS}}-1 \mathrm{~V}\right) \text { or } 3.6 \\ & \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ON} 1,2,3,4}=3.6 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ | Full | 65.0 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}$ |  | 66.9 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ |  | 68.4 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=10.8 \mathrm{~V}$ |  | 68.5 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=12.6 \mathrm{~V}$ |  | 68.6 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=17.2 \mathrm{~V}$ |  | 69.1 |  |  |
|  | Average dynamic current for VBIAS (single channel) during $I^{2} \mathrm{C}$ communication | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~A}, \\ & \mathrm{~V}_{\mathrm{IN} 1,2,3,4}=\text { lower of }\left(\mathrm{V}_{\mathrm{BIAS}}-1 \mathrm{~V}\right) \text { or } 3.6 \\ & \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{ON} 1,2,3,4}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}, 3,4}=\mathrm{V}_{\mathrm{ON} 2,3,4}=0 \mathrm{~V}, \\ & \mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ | Full | 48.0 |  | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}$ |  | 58.2 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ |  | 58.9 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=10.8 \mathrm{~V}$ |  | 60.2 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=12.6 \mathrm{~V}$ |  | 60.2 |  |  |
|  |  |  | $\mathrm{V}_{\text {BIAS }}=17.2 \mathrm{~V}$ |  | 60.7 |  |  |

## Electrical Characteristics (continued)

The specification applies over the operating ambient temperature $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ (Full) (unless otherwise noted). Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ (unless otherwise noted).

|  | PARAMETER | TEST CONDITIONS |  | TA | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {SD, }}$ VBIAS | Shutdown current for VBIAS (all four channels) | $\begin{aligned} & \mathrm{V}_{\mathrm{ON} 1,2,3,4}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{BIAS}}=17.2 \mathrm{~V} \end{aligned}$ |  | Full | 6.5 | 12.8 | $\mu \mathrm{A}$ |
| $I_{S D}$, VDD | Shutdown current for VDD | $\begin{aligned} & \mathrm{V}_{\mathrm{ON} 1,2,3,4}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1,2,3,4}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V} \end{aligned}$ |  | Full | 1.2 | 1.9 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SD }, ~ V I N x ~}$ | Shutdown current for VINx | $\mathrm{V}_{\mathrm{ONx}}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUTX }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{INx}}=3.6 \mathrm{~V}$ | Full | 0.005 | 1.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}$ |  | 0.004 | 1.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INX} \mathrm{x}}=1.8 \mathrm{~V}$ |  | 0.003 | 0.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=1.5 \mathrm{~V}$ |  | 0.003 | 0.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{INx}}=1.0 \mathrm{~V}$ |  | 0.003 | 0.5 |  |
| $\mathrm{I}_{\mathrm{ONX}}$ | Leakage current for ONx | $\mathrm{V}_{\mathrm{ONx}}=5 \mathrm{~V}$ |  | Full | 0.003 | 0.1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {ADDx }}$ | Leakage current for ADDx | $\mathrm{V}_{\text {ADDx }}=3.6 \mathrm{~V}$ |  | Full | 0.002 | 0.2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SCL }}$ | Leakage current for SCL | $\mathrm{V}_{\text {SCL }}=3.6 \mathrm{~V}$ |  | Full | 0.002 | 0.2 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SDA }}$ | Leakage current for SDA | $\mathrm{V}_{\text {SDA }}=3.6 \mathrm{~V}$ |  | Full | 0.002 | 0.2 | $\mu \mathrm{A}$ |
| RESISTANCE CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{R}_{\text {ON }}$ | On-state resistance | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.6 | 50.3 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 58.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.5 | 50.2 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 58.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.5 | 50.1 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 58.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.5 | 50.1 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 58.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.5 | 49.9 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 58.5 |  |
|  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 60.4 | 64.0 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 71.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 44.7 | 53.1 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 65.2 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 41.5 | 50.3 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 60.9 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.8 | 50.3 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 60.5 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 40.6 | 50.1 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 60.3 |  |
|  |  | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=-200 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{IN}}=2.3 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 114.2 | 166.0 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 175.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.8 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 64.2 | 85.9 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 94.4 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.5 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 55.4 | 69.5 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 81.0 |  |
|  |  |  | $\mathrm{V}_{\mathrm{IN}}=1.0 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ | 48.0 | 57.9 | $\mathrm{m} \Omega$ |
|  |  |  |  | Full |  | 70.0 |  |
| $\mathrm{R}_{\text {PD }}$ | Output pulldown resistance | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=0 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}, \mathrm{QOD}[1: 0]=00$ |  | $25^{\circ} \mathrm{C}$ | 93 |  | $\Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {ON }}=0 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=1 \mathrm{~mA}$, | OD[1:0] = 01 | $25^{\circ} \mathrm{C}$ | 470 |  |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}, \mathrm{QOD}[1: 0]=10 \\ & \mathrm{~V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{ON}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT}}=1 \mathrm{~mA}, \mathrm{QOD}[1: 0]=11 \end{aligned}$ |  | $25^{\circ} \mathrm{C}$ | 940 |  |  |
|  |  |  |  |  | $\begin{array}{r} \text { No } \\ \text { QOD } \end{array}$ |  |  |

## Electrical Characteristics (continued)

The specification applies over the operating ambient temperature $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ (Full) (unless otherwise noted). Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ (unless otherwise noted).

|  | PARAMETER | TEST CONDITIONS | TA | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THRESHOLD CHARACTERISTICS |  |  |  |  |  |  |  |
| $\mathrm{V}_{1 H}$, ADDx | High-level input voltage for ADDx |  | Full | $\begin{aligned} & 0.7 \times \\ & V_{D D} \end{aligned}$ |  |  | V |
| VIL, ADDx | Low-level input voltage for ADDx |  | Full |  |  | $0.3 \times V_{\text {DD }}$ | V |
| $\mathrm{V}_{\mathrm{IH}, \mathrm{ONx}}$ | High-level input voltage for ONx |  | Full | 1.05 |  | 5 | V |
| $\mathrm{V}_{\text {IL, }} \mathrm{ONx}$ | Low-level input voltage for ONx |  | Full | 0 |  | 0.4 | V |
|  |  | $\mathrm{V}_{\text {BIAS }}=2.7 \mathrm{~V}$ |  |  | 107 |  |  |
|  |  | $\mathrm{V}_{\text {BIAS }}=5.2 \mathrm{~V}$ |  |  | 105 |  |  |
|  |  | $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 107 |  | mV |
| $\mathrm{V}_{\text {HYS, }} \mathrm{ONx}$ | Hysteresis for ONx | $\mathrm{V}_{\text {BIAS }}=10.8 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 108 |  | mV |
|  |  | $\mathrm{V}_{\text {BIAS }}=12.6 \mathrm{~V}$ |  |  | 109 |  |  |
|  |  | $\mathrm{V}_{\text {BIAS }}=17.2 \mathrm{~V}$ |  |  | 108 |  |  |
| $\mathrm{I}^{2} \mathrm{C}$ CHARA | ERISTICS |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}{ }^{(1)}$ | Clock frequency |  | Full |  |  | 1 | MHz |
| $\mathrm{t}_{\text {SU }, ~ S D A ~}{ }^{(1)}$ | Setup time for SDA | $\mathrm{f}_{\mathrm{SCL}}=1 \mathrm{MHz}$ (fast mode plus) | Full | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{HD}, \mathrm{SDA}}{ }^{(1)}$ | Hold time for SDA |  | Full | 0 |  |  | ns |
| IOL, SDA | SDA output low current | $\mathrm{V}_{\text {OL,SDA }}=0.4 \mathrm{~V}$ | $25^{\circ} \mathrm{C}$ |  | 8 |  | mA |
| $\mathrm{V}_{\mathrm{IH}, \mathrm{SDA}}$ | High-level input voltage for SDA |  | Full | $\begin{gathered} 0.7 \times \\ V_{D D} \end{gathered}$ |  | $V_{D D}$ | V |
| $\mathrm{V}_{\mathrm{IH}, \mathrm{SCL}}$ | High-level input voltage for SCL |  | Full | $\begin{gathered} 0.7 \times \\ V_{D D} \end{gathered}$ |  | $V_{\text {DD }}$ | V |
| VIL, SDA | Low-level input voltage for SDA |  | Full | 0 |  | $0.3 \times V_{D D}$ | V |
| VIL, SCL | Low-level input voltage for SCL |  | Full | 0 |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |

(1) Parameter verified by design.

### 8.6 Switching Characteristics, $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$

Values below are typical values at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITION |  | VIN VOLTAGE |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 3.3 V | 1.8 V | 1.5 V | 1.0 V |  |
| $\mathrm{t}_{\mathrm{ON}}$ | VOUTx turn-on time |  |  | $\begin{aligned} & \mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \mathrm{QOD}[1: 0]=10, \\ & \text { ON-delay[6:5] }=00 \end{aligned}$ | Slew rate[4:2] $=000$ | 10.2 | 10.0 | 9.9 | 9.9 | $\mu \mathrm{s}$ |
|  |  | Slew rate[4:2] = 001 | 220 |  | 159 | 147 | 124 |  |  |
|  |  | Slew rate[4:2] = 010 | 380 |  | 274 | 252 | 213 |  |  |
|  |  | Slew rate[4:2] = 011 | 674 |  | 486 | 446 | 377 |  |  |
|  |  | Slew rate[4:2] = 100 | 1334 |  | 967 | 888 | 749 |  |  |
| $\mathrm{t}_{\text {OFF }}$ | VOUTx turn-off time | $\mathrm{V}_{\mathrm{BIAS}}=7.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{QOD}[1: 0]=10 \text {, ON-delay }[6: 5]=$$00$ |  | 2.5 | 2.5 | 2.5 | 2.5 | $\mu \mathrm{s}$ |  |
| $t_{R}$ | VOUTx rise time | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=7.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \text { QOD[1:0] }=10, \text { ON-delay[6:5] }=00 \end{aligned}$ | Slew rate[4:2] = 000 | 1.4 | 0.9 | 0.8 | 0.7 | $\mu \mathrm{s}$ |  |
|  |  |  | Slew rate[4:2] = 001 | 271 | 178 | 158 | 125 |  |  |
|  |  |  | Slew rate[4:2] = 010 | 471 | 309 | 275 | 218 |  |  |
|  |  |  | Slew rate[4:2] = 011 | 835 | 549 | 489 | 390 |  |  |
|  |  |  | Slew rate[4:2] = 100 | 1674 | 1096 | 976 | 774 |  |  |
| $\mathrm{t}_{\mathrm{F}}$ | VOUTx fall time | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=7.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{QOD}[1: 0]=10, \mathrm{ON} \text {-delay[6:5] = } \\ & 00 \end{aligned}$ |  | 2.3 | 2.3 | 2.3 | 2.3 | $\mu \mathrm{s}$ |  |
| $t_{D}$ | VOUTx ON delay time | $\begin{aligned} & \mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \text { QOD }[1: 0]=10 \text {, Slew rate[6:5] }=000 \end{aligned}$ | ON delay[4:2] $=00$ | 9.6 | 9.6 | 9.6 | 9.6 | $\mu \mathrm{s}$ |  |
|  |  |  | ON delay[4:2] = 01 | 87 | 87 | 87 | 87 |  |  |
|  |  |  | ON delay[4:2] = 10 | 295 | 295 | 295 | 295 |  |  |
|  |  |  | ON delay[4:2] = 11 | 846 | 846 | 846 | 846 |  |  |

### 8.7 Switching Characteristics, $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$

Values below are typical values at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ (unless otherwise noted).

| PARAMETER |  | TEST CONDITION |  | VIN VOLTAGE |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1.8 V | 1.5 V | 1.0V |  |
| $\mathrm{t}_{\mathrm{ON}}$ | VOUTx turn-on time |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \mathrm{QOD}[1: 0]=10, \\ & \mathrm{ON} \text {-delay }[6: 5]=00 \end{aligned}$ | Slew rate[4:2] = 000 | 8.4 | 8.3 | 8.1 | $\mu \mathrm{s}$ |
|  |  | Slew rate[4:2] = 001 | 165 |  | 152 | 129 |  |  |
|  |  | Slew rate[4:2] = 010 | 283 |  | 260 | 221 |  |  |
|  |  | Slew rate[4:2] = 011 | 502 |  | 460 | 389 |  |  |
|  |  | Slew rate[4:2] = 100 | 997 |  | 915 | 773 |  |  |
| toff | VOUTx turn-off time | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{QOD}[1: 0]=10, \mathrm{ON}$-delay $[6: 5]=00$ |  | 2.5 | 2.6 | 2.8 | $\mu \mathrm{s}$ |  |
| $t_{R}$ | VOUTx rise time | $\begin{aligned} & V_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \text { QOD[1:0] }=10, \text { ON-delay }[6: 5]=00 \end{aligned}$ | Slew rate[4:2] = 000 | 2.8 | 2.4 | 1.8 | $\mu \mathrm{s}$ |  |
|  |  |  | Slew rate[4:2] = 001 | 184 | 163 | 128 |  |  |
|  |  |  | Slew rate[4:2] = 010 | 318 | 283 | 224 |  |  |
|  |  |  | Slew rate[4:2] = 011 | 565 | 501 | 398 |  |  |
|  |  |  | Slew rate[4:2] = 100 | 1126 | 1002 | 791 |  |  |
| $\mathrm{t}_{\mathrm{F}}$ | VOUTx fall time | $\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \mathrm{QOD}[1: 0]=10$, ON-delay[6:5] $=00$ |  | 2.2 | 2.2 | 2.1 | $\mu \mathrm{s}$ |  |
| $t_{\text {D }}$ | VOUTx ON delay time | $\begin{aligned} & \mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \Omega, \mathrm{C}_{\mathrm{L}}=0.1 \mu \mathrm{~F}, \\ & \text { QOD }[1: 0]=10 \text {, Slew rate } 6: 5]=000 \end{aligned}$ | ON delay[4:2] = 00 | 7.3 | 7.3 | 7.3 | $\mu \mathrm{s}$ |  |
|  |  |  | ON delay[4:2] = 01 | 89 | 89 | 89 |  |  |
|  |  |  | ON delay[4:2] = 10 | 296 | 296 | 296 |  |  |
|  |  |  | ON delay[4:2] = 11 | 846 | 846 | 846 |  |  |


A. Rise and fall times of the control signal is 100 ns .
B. All switching measurements are done using GPIO control only.

Figure 1. Test Circuit


Figure 2. $\mathrm{t}_{\mathrm{ON}} / \mathrm{t}_{\mathrm{OFF}}$ Waveforms

### 8.8 Typical Characteristics



Figure 3. $\mathrm{I}_{\mathrm{Q}, \mathrm{VDD}}$ vs. $\mathrm{V}_{\mathrm{DD}}$

$\mathrm{V}_{\text {INx }}=$ lower of $\left(\mathrm{V}_{\mathrm{BIAS}}-1 \mathrm{~V}\right)$ or 3.6 V

Figure 5. $\mathrm{I}_{\mathrm{Q}, \mathrm{VBIAS}}$ vs. $\mathrm{V}_{\text {BIAS }}$ (all channels)


Figure 7. ISD,vBIAS vs. $\mathrm{V}_{\text {BIAS }}$


Figure 4. IsD,vDD vs. $\mathrm{V}_{\mathrm{DD}}$

$\mathrm{V}_{\mathrm{INx}}=$ lower of $\left(\mathrm{V}_{\mathrm{BIAS}}-1 \mathrm{~V}\right)$ or 3.6 V

Figure 6. $\mathrm{I}_{\mathrm{Q}, \mathrm{VBIAS}}$ vs. $\mathrm{V}_{\mathrm{BIAS}}$ (single channel)


Figure 8. $\mathrm{I}_{\mathrm{SD}, \mathrm{VIN}}$ vs. $\mathrm{V}_{\mathbf{I N}}$

## Typical Characteristics (continued)



Figure 9. $\mathrm{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {IN }}$


Figure 11. R $\mathrm{RON}_{\mathrm{N}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\operatorname{INx}}=$ lower of $\left(\mathrm{V}_{\text {BIAS }}-1 \mathrm{~V}\right)$ or 3.6 V


$$
\mathrm{V}_{\mathrm{BIAS}}=7.2 \mathrm{~V} \quad \mathrm{I}_{\text {OUT }}=1 \mathrm{~A}
$$

Figure 10. $\mathbf{R}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\text {IN }}$ (single channel)

( $\mathrm{V}_{\mathrm{BIAS}}{ }^{-1} \mathrm{~V}$ ) or 3.6 V

Figure 12. $\mathrm{V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ for ONx vs. $\mathrm{V}_{\mathrm{BIAS}}$


Figure 14. R RD vs. $\mathrm{V}_{\text {BIAS }}$
Figure 13. $\mathrm{V}_{\mathrm{HYS}, \mathrm{ONx}}$ vs. $\mathrm{V}_{\text {BIAS }}$

## Typical Characteristics (continued)



Figure 15. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ Slew rate[4:2] =


Slew rate[4:2] =
000

Figure 16. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ Slew rate[4:2] =

$$
001
$$

Figure 17. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Figure 19. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

Figure 18. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Slew rate[4:2] = 010

Figure 20. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

## Typical Characteristics (continued)



Figure 21. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathbf{I N}}$

$\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ Slew rate[4:2] =

100

Figure 23. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$



Slew rate[4:2] = 011

Figure 22. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V}$ Slew rate[4:2] = 100

Figure 24. $\mathrm{t}_{\mathrm{R}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Figure 26. $t_{D}$ vs. $\mathbf{V}_{\text {BIAS }}$

## Typical Characteristics (continued)



Figure 27. $\boldsymbol{t}_{\mathrm{D}}$ vs. $\mathrm{V}_{\text {BIAS }}$


$$
V_{\mathrm{BIAS}}=7.2 \mathrm{~V}
$$ Slew rate[4:2] =

$$
000
$$

Figure 29. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


001


Figure 28. $\mathrm{t}_{\mathrm{D}}$ vs. $\mathrm{V}_{\mathrm{BI}}$ S


Figure 30. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Slew rate[4:2] = 001
Figure 31. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$
Figure 32. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

## Typical Characteristics (continued)



Figure 33. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V}$ Slew rate[4:2] = 011

Figure 35. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Slew rate[4:2] = 100


Slew rate[4:2] = 010

Figure 34. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$\mathrm{V}_{\text {BIAS }}=3.3 \mathrm{~V}$ Slew rate[4:2] =

$$
011
$$

Figure 36. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$


Slew rate[4:2] = 100

Figure 37. $\mathrm{t}_{\mathrm{ON}}$ vs. $\mathrm{V}_{\mathrm{IN}}$
www.ti.com.cn

## Typical Characteristics (continued)



$\mathrm{V}_{\mathrm{BIAS}}=3.3 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V}$
$R_{L}=10 \Omega$

Figure 39. $\mathrm{t}_{\mathrm{F}}$ vs. $\mathrm{V}_{\mathrm{IN}}$

$V_{D D}=3.6 \mathrm{~V}$
$R_{L}=10 \Omega$

Figure 41. $\mathrm{t}_{\text {OFF }}$ vs. $\mathrm{V}_{\mathrm{IN}}$
Figure 42. $\mathrm{t}_{\text {OFF }}$ vs. $\mathrm{V}_{\mathrm{IN}}$

## 9 Detailed Description

### 9.1 Overview

The TPS22994 is a GPIO controllable and I ${ }^{2}$ C programmable, quad-channel load switch. The device comes in a 20-pin QFN package and is designed to handle up to 3.6 V and 1 A per channel (per VINx/VOUTx). The VBIAS pin of the device is designed to interface directly with battery voltages or adapter input voltages as high as 17.2 V . To increase efficiency during standby power, the device implements each channel with an N -channel MOSFET without the use of a chargepump. This allows the quiescent current ( $l_{\mathrm{Q}, \mathrm{VBIAS}}$ ) to be much lower than traditional GPIO-based load switches, thus increasing efficiency during standby.
The TPS22994 can be programmed via standard ${ }^{2} \mathrm{C}$ commands. This allows the user to select between 5 slew rates, 4 on-delays, and 4 quick output discharge (QOD) options. The combination of these options allows the user to program the power sequencing for downstream modules via software. Each individual channel can also be controlled (enabling and disabling channels only) via GPIO when $I^{2} \mathrm{C}$ communication is not present. The TPS22994 contains a special function called SwitchALLTM that allows multiple devices (either the TPS22993 or TPS22994) to be enabled or disabled synchronously via a single $I^{2} \mathrm{C}$ command, allowing the user to switch system power states synchronously.

### 9.2 Functional Block Diagram



### 9.3 Feature Description

### 9.3.1 Operating Frequency

The TPS22994 is designed to be compatible with fast-mode plus and operate up to 1 MHz clock frequency for bus communication. The device is also compatible with standard-mode ( 100 kHz ) and fast-mode ( 400 kHz ). This device can reside on the same bus as high-speed mode $(3.4 \mathrm{MHz})$ devices, but the device is not designed to for $1^{2} \mathrm{C}$ commands for frequencies greater than 1 MHz . See table below for characteristics of the fast-mode plus, fast-mode, and standard-mode bus speeds.

Table 1. $I^{2} \mathrm{C}$ Interface Timing Requirements ${ }^{(1)}$

| PARAMETER |  | STANDARD MODE $I^{2} \mathrm{C}$ BUS |  | FAST MODE $I^{2} C$ bus |  | FAST MODE PLUS (FM+) $I^{2} \mathrm{C}$ BUS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\mathrm{cc}}$ | $1^{2} \mathrm{C}$ clock frequency | 0 | 100 | 0 | 400 | 0 | 1000 | kHz |
| $\mathrm{t}_{\text {sch }}$ | $1^{2} \mathrm{C}$ clock high time | 4 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| tscl | $1^{2} \mathrm{C}$ clock low time | 4.7 |  | 1.3 |  | 0.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {sp }}$ | $1^{2} \mathrm{C}$ spike time |  | 50 |  | 50 |  | 50 | ns |
| $\mathrm{t}_{\text {sds }}$ | $1^{2} \mathrm{C}$ serial data setup time | 250 |  | 100 |  | 50 |  | ns |
| $\mathrm{t}_{\text {sdh }}$ | $1^{2} \mathrm{C}$ serial data hold time | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {icr }}$ | I2C input rise time |  | 1000 | 20 | 300 |  | 120 | ns |
| $\mathrm{t}_{\text {buf }}$ | $1^{2} \mathrm{C}$ bus free time between Stop and Start | 4.7 |  | 1.3 |  | 0.5 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {sts }}$ | $1^{2} \mathrm{C}$ Start or repeater Start condition setup time | 4.7 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {sth }}$ | $1^{2} \mathrm{C}$ Start or repeater Start condition hold time | 4 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {sps }}$ | $1^{2} \mathrm{C}$ Stop condition setup time | 4 |  | 0.6 |  | 0.26 |  | $\mu \mathrm{s}$ |
| $\mathrm{tvg}_{\text {d }}$ data) | Valid data time; SCL low to SDA output valid |  | 3.45 | 0.3 | 0.9 |  | 0.45 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{vd}(\text { ack }}$ | Valid data time of ACK condition; ACK signal from SCL low to SDA (out) low |  | 3.45 | 0.3 | 0.9 |  | 0.45 | $\mu \mathrm{s}$ |

[^1]
### 9.3.2 SDA/SCL Pin Configuration

The SDA and SCL pins of the device operate use an open-drain configuration, and therefore, need pull up resistors to communicate on the $I^{2} \mathrm{C}$ bus. The graph below shows recommended values for max pull-up resistors $\left(R_{P}\right)$ and bus capacitances $\left(C_{b}\right)$ to ensure proper bus communications. The SDA and SCL pins should be pulled up to VDD through an appropriately sized $\mathrm{R}_{\mathrm{p}}$ based on the graphs below.

(1) Standard-mode
(2) Fast-mode
(3) Fast-mode Plus

(1) Fast-mode and Standard-mode
(2) Fast-mode Plus

### 9.3.3 Address (ADDx) Pin Configuration

The TPS22994 can be configured with an unique $I^{2} \mathrm{C}$ slave addresses by using the ADDx pins. There are 3 ADDx pins that can be tied high to VDD or low to GND (independent of each other) to get up to 7 different slave addresses. The ADDx pins should be tied to GND if the $I^{2} C$ functionality of the device is not to be used. External pull-up resistors for the ADDx are optional as the ADDx inputs are high impedance. The following table shows the ADDx pin tie-offs with their associated slave addresses (assuming an eight bit word, where the LSB is the read/write bit and the device address bits are the 7 MSB bits) :

| Hex Address | ADD3 | ADD2 | ADD1 |
| :---: | :---: | :---: | :---: |
| E0/E1 | GND | GND | GND |
| E2/E3 | GND | GND | VDD |
| E4/E5 | GND | VDD | GND |
| E6/E7 | GND | VDD | VDD |
| E8/E9 | VDD | GND | GND |
| EA/EB | VDD | GND | VDD |
| EC/ED | VDD | VDD | GND |
| EE | Invalid unique device address. |  |  |
|  | This address is the SwitchALLTM address. |  |  |

### 9.3.4 On-Delay Control

Using the $I^{2} \mathrm{C}$ interface, the configuration register for each channel can be set for different ON delays for power sequencing. The typical options for delay are as follows (see Switching Characteristics, $V_{B I A S}=7.2 \mathrm{~V}$ table):

$$
\begin{aligned}
& 00=11 \mu \text { s delay (default register value) } \\
& 01=105 \mu \text { s delay } \\
& 10=330 \mu \text { s delay } \\
& 11=950 \mu \text { s delay }
\end{aligned}
$$

It is not recommended to change the delay value for the duration of the delay that is programmed when the channel is enabled (except for ON-delay setting of ' 00 ' which requires a minimum of $100 \mu \mathrm{~s}$ wait time before changing the setting). This could result in erratic behavior where the output could toggle unintentionally but would eventually recover by the end of the delay time programmed at the time of channel enable.

### 9.3.5 Slew Rate Control

Using the $I^{2} \mathrm{C}$ interface, the configuration register for each channel can be set for different slew rates for inrush current control and power sequencing. The typical options for slew rate are as follows (see Switching Characteristics table for VOUTx rise times):

$$
\begin{aligned}
& 000=1 \mu \mathrm{~s} / \mathrm{V} \\
& 001=150 \mu \mathrm{~s} / \mathrm{V} \\
& 010=250 \mu \mathrm{~s} / \mathrm{V} \\
& 011=460 \mu \mathrm{~s} / \mathrm{V} \text { (default register value) } \\
& 100=890 \mu \mathrm{~s} / \mathrm{V} \\
& 101=\text { invalid slew rate } \\
& 110=\text { invalid slew rate } \\
& 111=\text { reserved }
\end{aligned}
$$

### 9.3.6 Quick Output Discharge (QOD) Control

Using the $I^{2} \mathrm{C}$ interface, the configuration register for each channel can be set for different output discharge resistors. The typical options for QOD are as follows (see Electrical Characteristics table):

```
00=110\Omega
01=490\Omega
10=951 \Omega (default register value)
11 = No QOD (high impedance)
```


### 9.3.7 Mode Registers

Using the $I^{2} \mathrm{C}$ interface, the mode registers can be programmed to the desired on/off status for each channel. The contents of these registers are copied over to the control registers when a SwitchALL'M command is issued, allowing all channels of the device to transition to their desired output states synchronously. See the $I^{2} \mathrm{C}$ Protocol section and the Application Scenario section for more information on how to use the mode registers in conjunction with the SwitchALL ${ }^{\text {TM }}$ command.

### 9.3.8 SwitchALLTM ${ }^{\text {TM }}$ Command

$1^{2} \mathrm{C}$ controlled channels can respond to a common slave address. This feature allows multiple load switches on the same $I^{2} C$ bus to respond simultaneously. The SwitchALLTM address is EEh. During a SwitchALLTM command, the lower four bits (bits 0 through 3) of the mode register is copied to the lower four bits (bits 0 through 3) of the control register. The mode register to be invoked is referenced in the body of the SwitchALLTM command. The structure of the SwitchALLTM command is as follows (as shown in Figure 43): <start><SwitchALLTM addr><mode addr><stop>. See the $I^{2} C$ Protocol section and the Application Scenario section for more information on how to use the SwitchALL ${ }^{\top M}$ command in conjunction with the mode registers.


Figure 43. Composition of SwitchALL ${ }^{\text {TM }}$ Command

### 9.3.9 $\mathrm{V}_{\mathrm{DD}}$ Supply For $\mathrm{I}^{2} \mathrm{C}$ Operation

The SDA and SCL pins of the device must be pulled up to the VDD voltage of the device for proper $I^{2} \mathrm{C}$ bus communication. See Recommended Operating Conditions for VDD operating range.

### 9.3.10 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between $\mathrm{V}_{\mathrm{IN}}$ and GND. A 1- $\mu \mathrm{F}$ ceramic capacitor, $\mathrm{C}_{\mathbb{I N}}$, placed close to the pins, is usually sufficient. Higher values of $\mathrm{C}_{\mathbb{I N}}$ can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to avoid excessive voltage drop.

### 9.3.11 Output Capacitor (Optional)

Due to the integrated body diode of the NMOS switch, a $C_{I N}$ greater than $C_{L}$ is highly recommended. $A C_{L}$ greater than $\mathrm{C}_{\mathrm{IN}}$ can cause $\mathrm{V}_{\text {OUT }}$ to exceed $\mathrm{V}_{\mathbb{I N}}$ when the system supply is removed. This could result in current flow through the body diode from $\mathrm{V}_{\mathrm{OUT}}$ to $\mathrm{V}_{\mathbb{I N}}$. $A \mathrm{C}_{\mathbb{I N}}$ to $C_{\mathrm{L}}$ ratio of at least 10 to 1 is recommended for minimizing $\mathrm{V}_{\mathrm{IN}}$ dip caused by inrush currents during startup. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to minimize $V_{I N}$ dip caused by inrush currents during startup.

### 9.3.12 $\mathrm{I}^{2} \mathrm{C}$ Protocol

The following section will cover the standard $I^{2} C$ protocol used in the TPS22994. In the $I^{2} C$ protocol, the following basic blocks are present in every command (except for the SwitchALL ${ }^{\text {TM }}$ command):

- Start/stop bit - marks the beginning and end of each command.
- Slave address - the unique address of the slave device.
- Sub address - this includes the register address and the auto-increment bit.
- Data byte - data being written to the register. Eight bits must always be transferred even if a single bit is being written or read.
- Auto-increment bit - setting this bit to ' 1 ' turns on the auto-increment functionality; setting this bit to ' 0 ' turns off the auto-increment functionality.
- Write/read bit - this bit signifies if the command being sent will result in reading from a register or writing to a register. Setting this bit to ' 0 ' signifies a write, and setting this bit to ' 1 ' signifies a read.
- Acknowledge bit - this bit signifies if the master or slave has received the preceding data byte.


### 9.3.12.1 Start and Stop Bit

In the $I^{2} \mathrm{C}$ protocol, all commands contain a START bit and a STOP bit. A START bit, defined by high to low transition on the SDA line while SCL is high, marks the beginning of a command. A STOP bit, defined by low to high transition on the SDA line while SCL is high, marks the end of a command. The START and STOP bits are generated by the master device on the $I^{2} \mathrm{C}$ bus. The START bit indicates to other devices that the bus is busy, and some time after the STOP bit the bus is assumed to be free.

### 9.3.12.2 Auto-increment Bit

The auto-increment feature in the $I^{2} \mathrm{C}$ protocol allows users to read from and write to consecutive registers in fewer clock cycles. Since the register addresses are consecutive, this eliminates the need to resend the register address. The $I^{2} \mathrm{C}$ core of the device automatically increments the register address pointer by one when the autoincrement bit is set to ' 1 '. When this bit is set to ' 0 ', the auto-increment functionality is disabled.

### 9.3.12.3 Write Command

During the write command, the write/read bit is set to ' 0 ', signifying that the register in question will be written to. Figure 44 the composition of the write protocol to a single register:


Figure 44. Data Write to a Single Register

Number of clock cycles for single register write: 29
If multiple consecutive registers must be written to, a short-hand version of the write command can be used. Using the auto-increment functionality of $I^{2} \mathrm{C}$, the device will increment the register address after each byte. Figure 45 shows the composition of the write protocol to multiple consecutive registers:


Figure 45. Data Write to Consecutive Registers
Number of clock cycles for consecutive register write: 20 + (Number of registers) x 9
The write command is always ended with a STOP bit after the desired registers have been written to. If multiple non-consecutive registers must be written to, then the format in Figure 44 must be followed.

### 9.3.12.4 Read Command

During the read command, the write/read bit is set to ' 1 ', signifying that the register in question will be read from. However, a read protocol includes a "dummy" write sequence to ensure that the memory pointer in the device is pointing to the correct register that will be read. Failure to precede the read command with a write command may result in a read from a random register. Figure 46 shows the composition of the read protocol to a single register:


Figure 46. Data Read to a Single Register
Number of clock cycles for single register read: 39
If multiple registers must be read from, a short-hand version of the read command can be used. Using the autoincrement functionality of $I^{2} \mathrm{C}$, the device will increment the register address after each byte. Figure 47 shows the composition of the read protocol to multiple consecutive registers:


Figure 47. Data Read to Consecutive Registers
Number of clock cycles for consecutive register write: $30+$ (Number of registers) $\times 9$

The read command is always ended with a STOP bit after the desired registers have been read from. If multiple non-consecutive registers must be read from, then the format in Figure 46 must be followed.

### 9.3.12.5 SwitchALL ${ }^{T M}$ Command

The SwitchALL ${ }^{\text {TM }}$ command allows multiple devices in the same $I^{2} \mathrm{C}$ bus to respond synchronously to the same command from the master. Every TPS22994 device has a shared address which allows for multiple devices to respond or execute a pre-determined action with a single command. Figure 48 shows the composition of the SwitchALL ${ }^{\text {TM }}$ command:


Figure 48. SwitchALL ${ }^{\text {TM }}$ Command Structure
Number of clock cycles for a SwitchALL ${ }^{\text {TM }}$ command: 20

### 9.4 Device Functional Modes

### 9.4.1 $\quad I^{2} \mathrm{C}$ Control

When power is applied to VBIAS, the device comes up in its default mode of GPIO operation where the channel outputs can be controlled solely via the ON pins. At any time, if SDA and SCL are present and valid, the device can be configured to be controlled via $I^{2} \mathrm{C}$ (if in GPIO control) or GPIO (if in $I^{2} \mathrm{C}$ control).
The control register (address $\mathbf{0 5 h}$ ) can be configured for GPIO or $I^{2} \mathrm{C}$ enable on a per channel basis.

### 9.4.2 GPIO Control

There are four ON pins to enable/disable the four channels. Each ON pin controls the state of the switch by default upon power up. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher voltage GPIO.

TPS22994
www.ti.com.cn
ZHCSCV5B - AUGUST 2014-REVISED SEPTEMBER 2014

### 9.5 Register Map

Configuration registers (default register values shown below)
Channel 1 configuration register (Address: 01h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | ON-DELAY |  | SLEW RATE |  |  | QUICK OUTPUT <br> DISCHARGE |  |
| DEFAULT | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

Channel 2 configuration register (Address: 02h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | ON-DELAY |  | SLEW RATE |  |  | QUICK OUTPUT <br> DISCHARGE |  |  |
| DEFAULT | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |

Channel 3 configuration register (Address: 03h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | ON-DELAY |  | SLEW RATE |  |  | QUICK OUTPUT <br> DISCHARGE |  |
| DEFAULT | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

Channel 4 configuration register (Address: 04h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | ON-DELAY |  |  |  |  |  |  |  |  | SLEW RATE |  |  |  | QUICK OUTPUT <br> DISCHARGE |
| DEFAULT | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |

## Control register (default register values shown below)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | $\underset{4}{\mathrm{GPIO} / 2^{2} \mathrm{C}} \mathrm{ch}$ | $\underset{3}{\mathrm{GPIO} / \mathrm{I}^{2} \mathrm{C}} \mathrm{ch}$ | $\underset{2}{\mathrm{GPIO} / \mathrm{I}^{2} \mathrm{C} \mathrm{ch}}$ | GPIO $/{ }^{2} \mathrm{C}$ ch 1 | $\underset{4}{\text { ENABLE CH }}$ | $\underset{3}{\text { ENABLE CH }}$ | $\begin{gathered} \text { ENABLE CH } \\ 2 \end{gathered}$ | $\begin{gathered} \text { ENABLE CH } \\ 1 \end{gathered}$ |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Mode registers (default register values shown below)

Mode1 (Address: 06h)

| BIT | B7 | B6 | B5 | $\mathbf{B 4}$ | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | x | X | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode2 (Address: 07h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 1 |

Mode3 (Address: 08h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 1 |  |

Mode4 (Address: 09h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode5 (Address: 0Ah)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode6 (Address: OBh)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | x | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 3 | 1 |  |

Mode7 (Address: 0Ch)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 1 |  |

Mode8 (Address: ODh)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode9 (Address: 0Eh)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | x | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode10 (Address: 0Fh)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | x | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Mode11 (Address: 10h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | X | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 3 | 1 |  |

Mode12 (Address: 11h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | x | ENABLE CH | ENABLE CH | ENABLE CH | ENABLE CH |
| DEFAULT | X | X | X | X | 0 | 3 | 1 |  |

## 10 Applications and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

This section will cover applications of $I^{2} \mathrm{C}$ in the TPS22994. Registers discussed here are specific to the TPS22994.

### 10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between $\mathrm{V}_{\mathbb{I N}}$ and GND. A $1-\mu \mathrm{F}$ ceramic capacitor, $\mathrm{C}_{\mathbb{N}}$, placed close to the pins, is usually sufficient. Higher values of $\mathrm{C}_{\mathbb{N}}$ can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to avoid excessive voltage drop.

### 10.1.2 Output Capacitor (Optional)

Due to the integrated body diode of the NMOS switch, a $\mathrm{C}_{\mathrm{IN}}$ greater than $\mathrm{C}_{\mathrm{L}}$ is highly recommended. $A \mathrm{C}_{\mathrm{L}}$ greater than $\mathrm{C}_{\mathbb{I N}}$ can cause $\mathrm{V}_{\text {Out }}$ to exceed $\mathrm{V}_{\text {IN }}$ when the system supply is removed. This could result in current flow through the body diode from $V_{\text {OUT }}$ to $V_{\mathbb{I N}}$. $A C_{\mathbb{I N}}$ to $C_{\llcorner }$ratio of at least 10 to 1 is recommended for minimizing $\mathrm{V}_{\text {IN }}$ dip caused by inrush currents during startup. For the fastest slew rate setting of the device, a CIN to CL ratio of at least 100 to 1 is recommended to minimize $\mathrm{V}_{\mathbb{I N}}$ dip caused by inrush currents during startup.

### 10.1.3 Switch from GPIO Control to $I^{2} \mathrm{C}$ Control (and vice versa)

The TPS22994 can be switched from GPIO control to ${ }^{2} \mathrm{C}$ (and vice versa) mode by writing to the control register of the device. Each device has a single control register and is located at register address 05h. The register's composition is as follows:

Control register (Address: 05h)

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | $\begin{gathered} \mathrm{GPIO} / \mathrm{I}^{2} \mathrm{C} \mathrm{CH} \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH} \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH} \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{GPIO} / \mathrm{I}^{2} \mathrm{C} \mathrm{CH} \\ 1 \end{gathered}$ | $\begin{gathered} \text { ENABLE CH } \\ 4 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ENABLE CH } \\ 3 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ENABLE CH } \\ 2 \\ \hline \end{gathered}$ | $\begin{gathered} \text { ENABLE CH } \\ 1 \\ \hline \end{gathered}$ |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 49. Control Register Composition
The higher four bits of the control register dictates if the device is in GPIO control (bit set to ' 0 ') or ${ }^{2} \mathrm{C}$ control (bit set to ' 1 '). The transition from GPIO control to $I^{2} \mathrm{C}$ control can be made with a single write command to the control register. See Figure 44 for the composition of a single write command. It is recommended that the channel of interest is transitioned from GPIO control to $I^{2} \mathrm{C}$ control with the first write command and followed by a second write command to enable the channel via $1^{2} \mathrm{C}$ control. This will ensure a smooth transition from GPIO control to $I^{2} \mathrm{C}$ control.

### 10.1.4 Configuration of Configuration Registers

The TPS22994 contains four configuration registers (one for each channel) and are located at register addresses 01h through 04h. The register's composition is as follows (single channel shown for clarity):

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | ON-DELAY |  | SLEW RATE |  |  | QUICK OUTPUT DISCHARGE |  |
| DEFAULT | X | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

Figure 50. Configuration Register Composition

### 10.1.4.1 Single Register Configuration

A single configuration register can be written to using the write command sequence shown in Figure 44.
Multiple register writes to non-consecutive registers is treated as multiple single register writes and follows the same write command as that of a single register write as shown in Figure 44.

### 10.1.4.2 Multi-register Configuration (Consecutive Registers)

Multiple consecutive configuration registers can be written to using the write command sequence shown in Figure 45.

### 10.1.5 Configuration of Mode Registers

The TPS22994 contains twelve mode registers located at register addresses 06h through 11h. These mode registers allow the user to turn-on or turn-off multiple channels in a single TPS22994 or multiple channels spanning multiple TPS22994 devices with a single SwitchALL ${ }^{\text {TM }}$ command.

For example, an application may have multiple power states (e.g. sleep, active, idle, etc.) as shown in Figure 51.


Figure 51. Application Example of Power States
In each of the different power states, different combinations of channels may be on or off. Each power state may be associated with a single mode register (Mode1, Mode2, etc.) across multiple TPS22994 as shown in Table 2. For example, with 7 quad-channel devices, up to 28 rails can be enabled/disabled with a single SwitchALL ${ }^{\text {TM }}$ command.

Table 2. Application Example of State of Each Channel in Multiple TPS22994 in Different Power States

| Mode Register | Power State | Load Switch \#1 |  |  |  | Load Switch \#2 |  |  |  | Load Switch \#N |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 | Ch. 1 | Ch. 2 | Ch. 3 | Ch. 4 |
| Mode1 | Sleep | Off | Off | Off | Off | Off | Off | Off | Off | Off | Off | Off | Off |
| Mode2 | Active | On | On | On | On | On | Off | On | Off | On | Off | On | Off |
| Mode3 | Idle | On | Off | On | Off | On | On | On | On | On | On | On | On |

The contents of the lower four bits of the mode register is copied into the lower four bits of the control register during an SwitchALL' ${ }^{\text {TM }}$ command. The address of the mode register to be copied is specified in the SwitchALL ${ }^{\text {TM }}$ command (see Figure 48 for the structure of the SwitchALLTM command). By executing a SwitchALL ${ }^{\text {TM }}$ command, the application will apply the different on/off combinations for the various power states with a single command rather than having to turn on/off each channel individually by re-configuring the control register. This reduces the latency and allows the application to control multiple channels synchronously. The example above shows the application using three mode registers, but the TPS22994 contains twelve mode registers, allowing for up to twelve power states.

The mode register's composition is as follows (single mode register shown for clarity):

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | X | X | X | X | ENABLE <br> CH 4 | $\begin{gathered} \text { ENABLE } \\ \text { CH } 3 \end{gathered}$ | $\begin{gathered} \text { ENABLE } \\ \text { CH } 2 \end{gathered}$ | ENABLE <br> CH 1 |
| DEFAULT | X | X | X | X | 0 | 0 | 0 | 0 |

Figure 52. Mode Register Composition

The lower four bits of the mode registers are copied into the lower four bits of the control register during an allcall command.

### 10.1.6 Turn-on/Turn-off of Channels

By default upon power up VBIAS, all the channels of the TPS22994 are controlled via the ONx pins. Using the $I^{2} \mathrm{C}$ interface, each channel be controlled via $I^{2} \mathrm{C}$ control as well. The channels of the TPS22994 can also be switched on or off by writing to the control register of the device. Each device has a single control register and is located at register address $\mathbf{0 5 h}$. The register's composition is as follows:

| BIT | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESCRIPTION | $\mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH}$ | $\mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH}$ | $\underset{2}{\mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH}}$ | $\underset{1}{\mathrm{GPIO} /{ }^{2} \mathrm{C} \mathrm{CH}}$ | $\underset{4}{\text { ENABLE CH }}$ | $\underset{3}{\text { ENABLE CH }}$ | $\underset{2}{\text { ENABLE CH }}$ | ENABLE CH |
| DEFAULT | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 53. Control Register Composition

The lower four bits of the control register dictate if the channels of the device are off (bit set to ' 0 ') or on (bit set to ' 1 ') during $I^{2} \mathrm{C}$ control. The transition from off to on can be made with a single write command to the control register. See Figure 44 for the composition of a single write command.

### 10.2 Typical Application

### 10.2.1 Tying Multiple Channels in Parallel

Two or more channels of the device can be tied in parallel for applications that require lower $\mathrm{R}_{\mathrm{ON}}$ and/or more continous current. Tying two channels in parallel will result in half of the $\mathrm{R}_{\mathrm{ON}}$ and two times the $\mathrm{I}_{\text {MAX }}$ capability. Tying three channels in parallel will result in one-third of the $\mathrm{R}_{\mathrm{ON}}$ and three times the $\mathrm{I}_{\text {MAX }}$ capability. Tying four channels in parallel will result in one-fourth of the $\mathrm{R}_{\mathrm{ON}}$ and four times the $\mathrm{I}_{\mathrm{MAX}}$ capability. For the channels that are tied in parallel, it is recommended that the ONx pins be tied together for synchronous control of the channels when in GPIO control. In $I^{2} \mathrm{C}$ control, all four channels can be enabaled or disabled synchronously by writing to the control register of the device. Figure 54 shows an application example of tying all four channels in parallel.


Figure 54. Parallel Channels

### 10.2.1.1 Design Requirements

## Refer to Design Requirements .

### 10.2.1.2 Detailed Design Procedure

Refer to Detailed Design Procedure.
The only difference between single channel and multiple channels in parallel is the resulting $\mathrm{R}_{\mathrm{ON}}$ and voltage drop from VINx to VOUTx. Thus, the design procedure is identical to Detailed Design Procedure. The VINx to VOUTx voltage drop in the device is determined by the $\mathrm{R}_{\mathrm{ON}}$ of the device and the load current. The $\mathrm{R}_{\mathrm{ON}}$ of the device depends upon the VIN conditions of the device. Refer to the $\mathrm{R}_{\mathrm{ON}}$ specification of the device in the Electrical Characteristics table of this datasheet. Once the $\mathrm{R}_{\mathrm{ON}}$ of the device is determined based upon the VINx conditions, use the following equation to calculate the VINx to VOUTx voltage drop:

$$
\begin{equation*}
\Delta V=I_{\text {LOAD }} \times\left(R_{\text {ON }} / K\right) \tag{1}
\end{equation*}
$$

Where:
$\Delta \mathrm{V}=$ voltage drop from VINx to VOUTx
$\mathrm{I}_{\text {LOAD }}=$ load current
$\mathrm{R}_{\mathrm{ON}}=$ On-resistance of the device for a specific $\mathrm{V}_{\mathrm{IN}}$
$\mathrm{K}=$ number of channels in parallel (2, 3, or 4)
An appropriate $I_{\text {LOAD }}$ must be chosen such that the $I_{\text {MAX }}$ specification per channel of the device is not violated.

### 10.2.1.3 Application Curves

Refer to Application Curves.

## Typical Application (continued)

### 10.2.2 Cold Boot Programming of All Registers

Since the TPS22994 has a digital core with volatile memory, upon power cycle of the VBIAS pin, the registers will revert back to their default values (see register map for default values). Therefore, the application must reprogram the configuration registers, control register, and mode registers if non-default values are desired. The TPS22994 contains 17 programmable registers (4 configuration registers, 1 control register, 12 mode registers) in total.
During cold boot when the microcontroller and the $I^{2} \mathrm{C}$ bus is not yet up and running, the channels of the TPS22994 can still be enabled via GPIO control. One method to achieve this is to tie the ONx pin to the respective VINx pin for the channels that need to turn on by default during cold boot. With this method, when VINx is applied to the TPS22994, the channel will be enabled as well. Once the $I^{2} \mathrm{C}$ bus is active, the channel can be switched over to $I^{2} \mathrm{C}$ control to be disabled. See Figure 55 for an example of how the ONx pins can be tied to VINx for default enable during cold boot.


Figure 55. Cold Boot Programming

### 10.2.2.1 Design Requirements

Refer to Design Requirements.

### 10.2.2.2 Detailed Design Procedure

Refer to Design Requirements.

### 10.2.2.3 Application Curves

Refer to Application Curves.

## Typical Application (continued)

### 10.2.3 Power Sequencing Without $I^{2} \mathrm{C}$

It is also possible to power sequence the channels of the device during a cold boot when there is no $\mathrm{I}^{2} \mathrm{C}$ bus present for control. One method to accomplish this it to tie the VOUT of one channel to the ON pin of the next channel in the sequence. For example, if the desired power up sequence is VOUT3, VOUT1, VOUT2, and VOUT4 (in that order), then the device can be configured for GPIO control as shown in Figure 56. The device will power up with default slew rate, ON-delay, and QOD values as specified in the register map.


Figure 56. Power Sequencing Without $\mathrm{I}^{2} \mathrm{C}$ Schematic

### 10.2.3.1 Design Requirements

### 10.2.3.1.1 Reading From the Registers

Reading any register from the TPS22994 follows the same standard $I^{2} \mathrm{C}$ read protocol as outlined in the $\mathrm{I}^{2} \mathrm{C}$ Protocol section of this datasheet.

For this design example, use the following as the input parameters:

| DESIGN PARAMETER | EXAMPLE VALUE |
| :---: | :---: |
| $\mathrm{V}_{\text {INx }}$ | 3.3 V |
| Load Current | 1 A |

### 10.2.3.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- $\mathrm{V}_{\mathrm{IN} \times}$ voltage
- Load Current


### 10.2.3.2.1 VIN to VOUT Voltage Drop

The VINx to VOUTx voltage drop in the device is determined by the $\mathrm{R}_{\mathrm{ON}}$ of the device and the load current. The $\mathrm{R}_{\mathrm{ON}}$ of the device depends upon the VIN conditions of the device. Refer to the $\mathrm{R}_{\mathrm{ON}}$ specification of the device in the Electrical Characteristics table of this datasheet. Once the $\mathrm{R}_{\mathrm{ON}}$ of the device is determined based upon the VINx conditions, use Equation 2 to calculate the VINx to VOUTx voltage drop:

$$
\begin{equation*}
\Delta V=I_{\text {LOAD }} \times R_{\text {ON }} \tag{2}
\end{equation*}
$$

Where:
$\Delta \mathrm{V}=$ voltage drop from VINx to VOUTx
$\mathrm{I}_{\text {LOAD }}=$ load current
$\mathrm{R}_{\mathrm{ON}}=$ On-resistance of the device for a specific $\mathrm{V}_{\mathbb{I N}}$
An appropriate $I_{\text {LOAD }}$ must be chosen such that the $I_{\text {MAX }}$ specification of the device is not violated.

### 10.2.3.2.2 Inrush Current

To determine how much inrush current will be caused by the $C_{L}$ capacitor, use Equation 3:

$$
\begin{equation*}
\mathrm{I}_{\mathrm{INRUSH}}=\mathrm{C}_{\mathrm{L}} \times \frac{\mathrm{dV}_{\mathrm{OUT}}}{\mathrm{dt}} \tag{3}
\end{equation*}
$$

Where:
$I_{\text {INRUSH }}=$ amount of inrush caused by $C_{L}$
$C_{L}=$ capacitance on VOUTx
$\mathrm{dt}=$ rise time in VOUT during the ramp up of VOUTx when the device is enabled
$\mathrm{dV}_{\text {OUT }}=$ change in VOUT during the ramp up of VOUTx when the device is enabled
An appropriate $C_{L}$ value should be placed on VOUTx such that the $I_{\text {MAX }}$ specifications of the device are not violated.

### 10.2.3.3 Application Curves



Figure 57. +Power Up With Different Slew Rate Settings


Figure 58. Power Up With Different tD Settings


Figure 59. Power Down With Different QOD Settings With $R_{L}=10 \Omega$


Figure 61. I2C Read Sequence


Figure 60. Power Down With Different QOD Settings With $\mathrm{R}_{\mathrm{L}}=$ Open


$$
\begin{array}{rr}
\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V} & \mathrm{~V}_{I N x}=3.6 \mathrm{~V} \\
\mathrm{R}_{\mathrm{L}}=10 \Omega & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{array}
$$

$$
V_{D D}=3.6 \mathrm{~V}
$$

This example shows the channel of the device being turned on when a I2C "enable" command is written to the register.

Figure 62. I2C Write Sequence


$$
\begin{array}{rr}
\mathrm{V}_{\text {BIAS }}=7.2 \mathrm{~V} & \mathrm{~V}_{I N \mathrm{NX}}=3.6 \mathrm{~V} \\
\mathrm{R}_{\mathrm{L}}=10 \Omega & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{array}
$$

$$
\mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}
$$

Figure 63. Enabling Channel 1 Across Two TPS22994 Devices With the SwitchALL ${ }^{\text {TM }}$ Command

## 11 Layout

### 11.1 Board Layout

- VINx and VOUTx traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- The VINx terminals should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is $1-\mu \mathrm{F}$ ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device terminals as possible.
- The VOUTx terminals should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device terminals as possible.
- The VBIAS terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is $0.1-\mu \mathrm{F}$ ceramic with X5R or X7R dielectric.
- The VDD terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is $0.1-\mu \mathrm{F}$ ceramic with X5R or X7R dielectric.
- ADDx pins should be tied high to VDD through a pull-up resistor or tied low to GND through a pull-down resistor.
The maximum IC junction temperature should be restricted to $125^{\circ} \mathrm{C}$ under normal operating conditions. To calculate the maximum allowable power dissipation, $\mathrm{P}_{\mathrm{D}(\max )}$ for a given output current and ambient temperature, use the following equation:

$$
\begin{equation*}
P_{D(\max )}=\frac{T_{J(\max )}-T_{A}}{\Theta_{J A}} \tag{4}
\end{equation*}
$$

Where:
$\mathrm{P}_{\mathrm{D}(\max )}=$ maximum allowable power dissipation
$\mathrm{T}_{\mathrm{J}_{(\text {max })}}=$ maximum allowable junction temperature $\left(125^{\circ} \mathrm{C}\right.$ for the TPS22994)
$\mathrm{T}_{\mathrm{A}}=$ ambient temperature of the device
$\Theta_{\mathrm{JA}}=$ junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.
The figure below shows an example of a layout.


## 12 器件和文档支持

12.1 商标

SwitchALL is a trademark of Texas Instruments．
All other trademarks are the property of their respective owners．

## 12.2 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损优 伤。
12.3 术语表

SLYZ022－TI 术语表。
这份术语表列出并解释术语，首字母缩略词和定义。

## 13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22994RUKR | ACTIVE | WQFN | RUK | 20 | 3000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 22994 | Samples |
| TPS22994RUKT | ACTIVE | WQFN | RUK | 20 | 250 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | 22994 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | $\underset{(\mathrm{mm})}{\mathrm{A} 0}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22994RUKR | WQFN | RUK | 20 | 3000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| TPS22994RUKT | WQFN | RUK | 20 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS22994RUKR | WQFN | RUK | 20 | 3000 | 346.0 | 346.0 | 33.0 |
| TPS22994RUKT | WQFN | RUK | 20 | 250 | 182.0 | 182.0 | 20.0 |

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4222676/A 02/2016
NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
EXPOSED PAD 21
78\% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE SCALE:20X

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。
TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。
邮寄地址 ：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2023，德州仪器（TI）公司


[^0]:    (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
    (2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
    (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

[^1]:    (1) over operating free-air temperature range (unless otherwise noted)

