

超小型、低输入电压、低 R_{导通}负载开关

 查询样品: [TPS22908](#)

特性

- 低输入电压: **1.0V 至 3.6V**
- 超低导通状态电阻 (**R_{导通}**)
- 典型 **R_{导通}** 值
 - 在输入电压 (**V_{IN}**) = **3.6V** 时, **R_{导通}=28mΩ**
 - **V_{IN}=2.5V** 时, **R_{导通}=33mΩ**
 - **V_{IN}=1.8V** 时, **R_{导通}=42mΩ**
 - **V_{IN}=1.2V** 时, **R_{导通}=70mΩ**
- **1A** 最大持续开关电流
- 最大静态电流 = **1μA**
- 最大关断电流 = **1μA**
- 低控制输入阈值可实现低压逻辑的使用
- 受控制的转换率以避免浪涌电流
- 超小型四端子晶圆级芯片封装 (**WCSP**)
 - 标称尺寸 - 细节请见附录
 - **0.9mm × 0.9mm**
 - 焊球间距 **0.5mm**, 高度 **0.6mm**
- 快速输出放电 (**QOD**)

说明

TPS22908 是一款具有受控接通功能的超小型、低 R_{导通}负载开关。此器件包括一个 P 通道金属氧化物半导体场效应晶体管 (MOSFET)，此晶体管可在 1.0V 至 3.6V 的输入电压范围内运行。此开关由一个开/关输入 (ON) 控制，此输入能够与低电压控制信号直接对接。

TPS22908 采用一个节省空间的 4 端子晶圆级芯片封装 (WCSP)，此封装的焊球间距为 0.5mm (YZT)。器件在自然通风环境下的额定运行温度范围为 -40°C 至 85°C。

订购信息

封装和订购信息，请参见本文档末尾的封装选项附录。

特性列表

器件	V _{IN} = 3.6V 时的 R _{导通} (典型值)	V _{IN} = 3.6V 时的上升时间 (典型值)	快速输出放电 ⁽¹⁾	最大电流	使能
TPS22908	28mΩ	105μs	支持	1A	高电平有效

(1) 通过一个 80Ω 的电阻器，此特性可将开关的输出放电至接地水平，从而防止此输出悬空。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT ⁽²⁾
V_{IN}	Supply voltage range	-0.3 to 4	V
V_{OUT}	Output voltage range	-0.3 to ($V_{IN} + 0.3$)	V
V_{ON}	Input voltage range	-0.3 to 4	V
I_{MAX}	Maximum Continuous Switch Current for $V_{IN} \geq 1.2V$	1	A
	Maximum Continuous Switch Current at $V_{IN} = 1.0V$	0.6	
T_A	Operating free-air temperature range ⁽³⁾	-40 to 85	°C
T_J	Maximum junction temperature	125	°C
T_{STG}	Storage temperature range	-65 to 150	°C
T_{LEAD}	Maximum lead temperature (10-s soldering time)	300	°C
ESD	Human-Body Model (HBM)	2000	V
	Charged-Device Model (CDM)	1000	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [$T_A(max)$] is dependent on the maximum operating junction temperature [$T_{J(max)}$], the maximum power dissipation of the device in the application [$P_{D(max)}$], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾⁽²⁾	TPS22908	UNITS
	YZT (4 PINS)	
θ_{JA}	188	°C/W
$\theta_{JC(\text{top})}$	2	
θ_{JB}	33	
Ψ_{JT}	9.1	
Ψ_{JB}	33	
$\theta_{JC(\text{bottom})}$	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, [SPRA953](#)

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
V_{IN}	1.0	3.6	V
V_{ON}	0	3.6	V
V_{OUT}	0	V_{IN}	V
V_{IH}	0.85	3.6	V
V_{IL}	0	0.4	V
C_{IN}	1 ⁽¹⁾		μF


(1) Refer to application section.

ELECTRICAL CHARACTERISTICS


Unless otherwise noted the specification applies over the operating ambient temp $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$. Typical values are for $V_{IN} = 3.6\text{ V}$, and $T_A = 25^{\circ}\text{C}$ unless otherwise noted.

PARAMETER	TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS						
I_{IN}	Quiescent current $I_{OUT} = 0\text{ mA}$, $V_{IN} = V_{ON}$	Full	0.19	1	1	μA
$I_{IN(OFF)}$	OFF-state supply current $V_{ON} = 0\text{ V}$, $V_{OUT} = \text{Open}$	Full	0.12	1	1	μA
$I_{IN(LEAK)}$	OFF-state supply current $V_{ON} = 0\text{ V}$, $V_{OUT} = 0\text{ V}$	Full	0.12	1	1	μA
I_{ON}	ON pin input leakage current $V_{ON} = 1.1\text{ V}$ to 3.6 V	Full	0.01	0.1	0.1	μA
RESISTANCE AND SWITCH CHARACTERISTICS						
R_{ON}	ON-state resistance $I_{OUT} = -200\text{ mA}$	$V_{IN} = 3.6\text{ V}$	25°C	28.2	32.1	$\text{m}\Omega$
			Full		34.9	
		$V_{IN} = 2.5\text{ V}$	25°C	33.1	37.5	$\text{m}\Omega$
			Full		40.6	
		$V_{IN} = 1.8\text{ V}$	25°C	41.5	50.3	$\text{m}\Omega$
			Full		54.0	
		$V_{IN} = 1.2\text{ V}$	25°C	69.7	87.3	$\text{m}\Omega$
			Full		91.2	
		$V_{IN} = 1.0\text{ V}$	25°C	112	155	$\text{m}\Omega$
			Full		156	
R_{PD}	Output pulldown resistance $V_{IN} = 3.3\text{ V}$, $V_{ON} = 0\text{ V}$, $I_{OUT} = 30\text{ mA}$	25°C	80	100	100	Ω

SWITCHING CHARACTERISTIC MEASUREMENT INFORMATION



TEST CIRCUIT

 t_{ON}/t_{OFF} WAVEFORMS

A. Rise and fall times of the control signal is 100 ns.

Figure 2. Test Circuit and t_{ON}/t_{OFF} Waveforms

SWITCHING CHARACTERISTICS

PARAMETER	TEST CONDITION	TPS22908			UNIT
		MIN	TYP	MAX	
$V_{IN} = 3.6 \text{ V}, T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	Turn-ON time	110			
t_{OFF}	Turn-OFF time	5			
t_R	V_{OUT} Rise time	105			μs
t_F	V_{OUT} Fall time	2			
$V_{IN} = 1.0 \text{ V}, T_A = 25^\circ\text{C}$ (unless otherwise noted)					
t_{ON}	Turn-ON time	493			μs
t_{OFF}	Turn-OFF time	7			
t_R	V_{OUT} Rise time	442			
t_F	V_{OUT} Fall time	2			

FUNCTIONAL BLOCK DIAGRAM and PIN DESCRIPTIONS




Figure 3. Functional Block Diagram








Table 1. FUNCTIONAL TABLE

ON	V_{IN} to V_{OUT}	V_{OUT} to GND
L	Off	On
H	On	Off

PIN DESCRIPTIONS

TPS22908	PIN NAME	DESCRIPTION
YZT		
B2	ON	Switch control input, active high. Do not leave floating.
B1	GND	Ground
A2	V_{IN}	Switch input, bypass capacitor recommended for minimizing V_{IN} dip. See Application Information.
A1	V_{OUT}	Switch output

TYPICAL DC CHARACTERISTICS


Figure 4.

Figure 5.

Figure 6.

Figure 7.

TYPICAL DC CHARACTERISTICS (continued)




Figure 8.




Figure 9.




Figure 10.






Figure 11.

TYPICAL DC CHARACTERISTICS (continued)

Figure 12.

Figure 13.

TYPICAL SWITCHING CHARACTERISTICS




Figure 14.




Figure 15.




Figure 16.








Figure 17.

TYPICAL SWITCHING CHARACTERISTICS (continued)
**TURN-ON TIME vs. TEMPERATURE
($V_{IN} = 3.6V$)**

Figure 18.
**TURN-ON TIME vs. TEMPERATURE
($V_{IN} = 1.0V$)**

Figure 19.
**TURN-OFF TIME vs. TEMPERATURE
($V_{IN} = 3.6V$)**

Figure 20.
**TURN-OFF TIME vs. TEMPERATURE
($V_{IN} = 1.0V$)**

Figure 21.

TYPICAL SWITCHING CHARACTERISTICS (continued)

RISE TIME vs. V_{IN}
($C_L = 0.1\mu F$)




Figure 22.

RISE TIME vs. V_{IN}
($C_L = 1\mu F$)




Figure 23.


TYPICAL SWITCHING SCOPE CAPTURES AT $T_A = 25^\circ\text{C}$ 

Figure 24.




Figure 25.




Figure 26.




Figure 27.




Figure 28.






Figure 29.

TYPICAL SWITCHING SCOPE CAPTURES AT $T_A = 25^\circ\text{C}$ (continued)
TURN-OFF RESPONSE TIME
 $(V_{IN} = 3.6\text{V}, C_{IN} = 1\mu\text{F}, C_L = 0.1\mu\text{F}, R_L = 10\Omega)$

Figure 30.
TURN-OFF RESPONSE TIME
 $(V_{IN} = 1.0\text{V}, C_{IN} = 1\mu\text{F}, C_L = 0.1\mu\text{F}, R_L = 10\Omega)$

Figure 31.

APPLICATION INFORMATION

ON/OFF CONTROL

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V or higher GPIOs.

INPUT CAPACITOR (OPTIONAL)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor can be placed between V_{IN} and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

OUTPUT CAPACITOR (OPTIONAL)

Due to the integrated body diode of the PMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of at least 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip at turn on due to inrush currents.

BOARD LAYOUT

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for V_{IN} , V_{OUT} , and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.




Figure 32. Layout

REVISION HISTORY

Changes from Revision A (August 2012) to Revision B	Page
• 更新了特性。	1
• Added Layout graphic.	14

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22908YZTR	ACTIVE	DSBGA	YZT	4	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	AT	Samples
TPS22908YZTT	ACTIVE	DSBGA	YZT	4	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(AT, ATF)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com

PACKAGE OPTION ADDENDUM


10-Dec-2020

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22908YZTR	DSBGA	YZT	4	3000	180.0	8.4	0.99	0.99	0.69	4.0	8.0	Q1
TPS22908YZTT	DSBGA	YZT	4	250	180.0	8.4	0.99	0.99	0.69	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22908YZTR	DSBGA	YZT	4	3000	182.0	182.0	20.0
TPS22908YZTT	DSBGA	YZT	4	250	182.0	182.0	20.0




PACKAGE OUTLINE

YZT0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



4219477/A 05/2017

NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


YZT0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



**LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:50X**



4219477/A 05/2017

NOTES: (continued)


3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

EXAMPLE STENCIL DESIGN

YZT0004

DSBGA - 0.625 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:50X

4219477/A 05/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司