

🕳 Sample &

Buy



**TPIC74101-Q1** 

ZHCS483A-OCTOBER 2011-REVISED DECEMBER 2014

### TPIC74101-Q1 降压和升压开关模式稳压器

Technical

Documents

#### 特性 1

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
  - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 1B: 引脚7(L2), 引脚8(VOUT), 引脚9 (5Vg)
  - 器件 HBM ESD 分类等级 2: 引脚 1-6 以及引 脚 10-20
  - 器件充电器件模型 (CDM) ESD 分类等级 C4B
- 开关模式稳压器
  - 5V±2%,降压模式
  - 5V±3%,低功耗、升压或升压/降压切换模式
- 开关频率: 380kHz (典型值)
- 输入工作范围: 1.5V 至 40V (V<sub>driver</sub>)
  - 1A 负载电流能力
  - 200mA 负载电流能力,低至 2V 输入 (V<sub>driver</sub>) 时
  - 120mA 负载电流能力,低至 1.5V 输入 (V<sub>driver</sub>) 时
- 使能功能
- 低功耗工作模式 •
- 开关式 5V 稳压输出 5Vg,具有限流功能
- 可编程的转换率和频率调制,应对电磁干扰 (EMI) ٠ 问题
- 复位功能,具有去毛刺脉冲定时器和可编程延迟
- 警报功能,用于欠压检测和指示
- 耐热增强型封装,可实现高效的热管理 •
- 应用 2
- 车用信息娱乐 & 仪表板
- 车身电子装置

### 3 说明

Tools &

Software

TPIC74101-Q1 是一款开关模式稳压器,通过集成开 关实现电压模式控制。此器件具有宽输入电压范围, 可借助外部元件(LC组合)将输出稳压至5V±2%。

Support &

Community

**.**...

TPIC74101-Q1 具有复位功能,可检测并指示 5V 输出 电源轨何时超出规定容限。 此复位延迟可通过 RESET 引脚上的外部定时电容进行编程。 此外, 该器件还具 备警报 (A<sub>OUT</sub>) 功能,当输入电源轨 V<sub>driver</sub> 低于预定 值(通过 A<sub>IN</sub> 引脚设置)时会激活此功能。

TPIC74101-Q1 提供了一种频率调制方案,可最大程 度降低 EMI。 该器件通过时钟调制器对开关频率进行 调制,以降低频段中的干扰能量。

5Vg 输出是一种开关式 5V 稳压输出,其内置限流功 能,当通过电源线为容性负载供电时,可防止 RESET 引脚被置为有效。此功能通过 5Vg ENABLE 引脚进 行控制。如果此输出(5Vg 输出)接地短路,则会进 入斩波模式以进行自我保护。 但在此故障期间, Vour 上的输出纹波电压会有所增加。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)			
TPIC74101-Q1	HTSSOP (20)	6.50mm x 4.40mm			

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图







### 目录

1	特性		1
2	应用	]	1
3	说明	]	1
4	修订	历史记录	2
5	Pin	Configuration and Functions	3
6	Spe	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	5
	6.5	Dissipation Rating	<mark>5</mark>
	6.6	Electrical Characteristics	<mark>5</mark>
	6.7	Typical Characteristics	7
7	Deta	ailed Description	10
	7.1	Overview	10
		••••	

# 4 修订历史记录

### Changes from Original (October 2011) to Revision A

 已添加 引脚配置和功能部分, ESD 额定值表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分, 布局部分,器件和文档支持部分以及机械、封装和可订购信息部分......1

	7.2	Functional Block Diagram	10
	7.3	Feature Description	11
	7.4	Device Functional Modes	14
8	Арр	lication and Implementation	17
	8.1	Application Information	17
	8.2	Typical Application	17
9	Pow	er Supply Recommendations	20
10	Lay	out	20
	10.1	Layout Guidelines	20
	10.2	Layout Example	23
11	器件	和文档支持	25
	11.1	商标	25
	11.2	静电放电警告	25
	11.3	术语表	25
12	机械	<b>封装和可订购信息</b>	25

Page



### 5 Pin Configuration and Functions



P0021-02

#### **Pin Functions**

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
SCR1	1	I	Programmable slew-rate control	
Cboot2	2	I	External bootstrap capacitor	
Cboot1	3	I	External bootstrap capacitor	
V <sub>driver</sub>	4	I	Input voltage source	
L1	5	I	Inductor input (an external Schottky diode <sup>(1)</sup> to GND must be connected to L1)	
PGND	6	I	Power ground	
L2	7	I	Inductor output	
V <sub>OUT</sub>	8	0	5-V regulated output	
5Vg	9	0	Switched 5-V supply	
A <sub>IN</sub>	10	I	Programmable alarm setting	
CLP	11	I/O	Low-power operation mode (digital input)	
RESET	12	0	Reset function (open drain)	
A <sub>OUT</sub>	13	0	Alarm output (open drain)	
REST	14	0	Programmable reset timer delay	
R <sub>mod</sub>	15	I	Main switching frequency modulation setting to minimize EMI	
GND	16	I	Ground	
V <sub>logic</sub>	17	0	Supply decoupling output (may be used as a 5-V supply for logic-level inputs)	
ENABLE	18	I	Switch-mode regulator enable/disable	
5Vg_ENABLE	19	I	Switched 5-V voltage regulator output enable/disable	
SCR0	20	Ι	Programmable slew-rate control	
Exposed therma	I pad of the p	ackage sh	nould be connected to GND or left floating.	

(1) Maximum 0.4 V at 1 A and 125°C

### 6 Specifications

### 6.1 Absolute Maximum Ratings

over recommended operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Unregulated inp	ut voltage, V <sub>(driver)</sub> <sup>(2)</sup>	-0.5	40	V
Unregulated inp	uts, V <sub>(AIN)</sub> , V <sub>(ENABLE)</sub> <sup>(2)</sup>	-0.5	40	V
Bootstrap	V <sub>(Cboot1)</sub>		52	V
voltages	V <sub>(Cboot2)</sub>		14	V
Switch mode	V <sub>(L1)</sub>	-1	40	V
voltages	V <sub>(L2)</sub>		V	
Logic input voltages, V <sub>(Rmod)</sub> , V <sub>(SCR0)</sub> , V <sub>(SCR1)</sub> , V <sub>(CLP)</sub> , and V <sub>(5Vg_ENABLE)</sub> <sup>(2)</sup> –0.5 7		V		
Low output volta	ages, $V_{(RESET)}$ , $V_{(AOUT)}$ , $V_{(logic)}$ , and $V_{(REST)}$ <sup>(2)</sup>	-0.5	7	V
Continuous pow	ver dissipation, P <sub>D</sub>	See Dissipation Rating		
Operating virtual junction temperature range, T <sub>J</sub> –40 150		°C		
Operating ambient temperature range, T <sub>A</sub> –40 125		°C		
Lead temperature (soldering, 10 s), T <sub>(LEAD)</sub> 260		°C		
Storage tempera	ature, T <sub>stg</sub>	-65	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to ground.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per JEDEC	Pin 7 (L2), pin 8 (V <sub>OUT</sub> ), Pin 9 (5Vg)	±800	
Flectrostatio	Flastrastatia		Pins 1–6 and 10–20	±2000	
V <sub>(ESD)</sub>	discharge Charged device model (CDM), per JEDI	Corner pins (SCR1, $A_{\text{IN}}$ , SCR0, and CLP)	±750	V	
			Other pins	±750	

#### 6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
Unregulated input voltage, V <sub>(driver)</sub>		6	24	V
Unregulated input voltages, $V_{(AIN)}$ and	l V <sub>(ENABLE)</sub>	0	24	V
Switch made nine	V <sub>(L1)</sub>	-1	17	V
Switch-mode pins	V <sub>(L2)</sub>	5	5.5	v
Poststrop voltogen	V <sub>(Cboot1)</sub>		V <sub>(driver)</sub> + 10	V
Bootstrap voltages	V <sub>(Cboot2)</sub>		8	v
		V		
Operating ambient temperature range	e, T <sub>A</sub>	-40 125		°C
Logic levels (I/O), V <sub>(SCR0)</sub> , V <sub>(SCR1)</sub> , V <sub>(</sub>	$_{CLP)}$ directly connected to $V_{(logic)}$	V <sub>(logic)</sub>	V <sub>(logic)</sub>	V

### 6.4 Thermal Information

		TPIC74101-Q1	
	THERMAL METRIC <sup>(1)</sup>	PWP	UNIT
		20 PINS	
$R_{\theta JA}^{(2)}$	Junction-to-ambient thermal resistance	32	
$R_{\theta JA}^{(3)}$	Junction-to-ambient thermal resistance	37.9	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	22.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	20.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.7	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	19.9	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.8	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
 The thermal data is based on using 2-oz copper trace with at least four square inches of copper footprint for heat dissipation. The copper pad is soldered to the thermal land pattern. Correct attachment procedure must be incorporated.

(3) The thermal data is based on using 1-oz copper trace with at least four square inches of copper footprint for heat dissipation. The copper pad is soldered to the thermal land pattern. Correct attachment procedure must be incorporated.

#### 6.5 Dissipation Rating

R <sub>θJA</sub>	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
32°C/W	3.9 W	31.25 mW/°C	2.03 W	0.781 W
40°C/W	3.125 W	25 mW/°C	1.625 W	0.625 W

### 6.6 Electrical Characteristics

 $V_{(driver)} = 6 V$  to 17 V,  $T_A = -40^{\circ}C$  to 125°C, unless otherwise noted

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>(driver)</sub>	Unregulated input voltage		1.5		40	V	
V <sub>(driver)</sub>	Start-up condition voltage	I <sub>O</sub> = 600 mA			5	V	
S <sub>OM</sub>	Soft start roma	$C_0 = 36 \ \mu F$ (min) to 220 $\mu F$ (max)	4		20	N //	
	Solt-start ramp	$C_{O}$ = 220 µF (min) to 470 µF (max) <sup>(1)</sup>	2		20	V/1115	
I <sub>(standby)</sub>	Standby current	ENABLE = low		10	20	μA	
l <sub>q</sub>	Quiescent current	$CLP = 0 V, V_{(driver)} = 11 V, I_0 = 0 mA$		110	160	μA	
Vo	Output voltage	DC		5		V	
		Buck mode			2%		
Vo	Output-voltage tolerance	Low-Power or Boost or Boost/buck crossover mode			3%		
lo	Output current	V <sub>(driver)</sub> ≥ 7 V			1	А	
	Outrast summark has set made	V <sub>(driver)</sub> = 2 V, see Note <sup>(2)</sup>			200		
O(Boost)	Output current, boost mode	V <sub>(driver)</sub> = 1.5 V, see Note <sup>(2)</sup>			120	mA	
I <sub>PPn</sub>	Internal peak current limit (normal mode)	(1)	1.75		2.5	А	
I <sub>PPI</sub>	Internal peak current limit (low-power mode)	(1)	0.75		1.25	А	
I <sub>P</sub>	Peak current	$V_{(driver)}$ = 16 V, $I_O$ = 1 A, and L = 33 $\mu H$		1.5		А	
V <sub>(driver)</sub>	Boost/buck crossover voltage window	See Note <sup>(3)</sup>	5		5.9	V	
T <sub>ot</sub>	Thermal shutdown <sup>(4)</sup>		160	180	200	°C	

(1) Ensured by characterization

(2) Tested with inductor having following characteristics: L = 33  $\mu$ H, R<sub>max</sub> = 0.1  $\Omega$ , I<sub>R</sub> = 1.8 A. Output current must be verified in application when inductor R<sub>max</sub> (ESR) is increased.

(3) Ensured by characterization. For further details, see the Buck/Boost Transitioning section.

(4) Ensured by characterization; hysteresis 15°C (typical)

ZHCS483A – OCTOBER 2011 – REVISED DECEMBER 2014



www.ti.com.cn

### **Electrical Characteristics (continued)**

$V_{\rm eff} = 6$	V to $17 V$	T40°C to	125°C unless	otherwise noted
$v_{(driver)} = 0$	v to 17 v,	, 1 <sub>A</sub> = -40 C ii	J 125 C, uniess	otherwise hoted

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
5Vg OUTPL	JT AND ENABLE					
r <sub>DS(on)</sub>	On-state resistance			140	225	mΩ
lo	Output current				400	mA
VI	5Vg_ENABLE input-voltage range		-0.5		Vo	V
V <sub>IH</sub>	5Vg_ENABLE threshold high voltage	$V_{(5Vg)} = 5 V$	2.5	3	3.5	V
V <sub>IL</sub>	5Vg_ENABLE threshold low voltage	$V_{(5\vee g)} = 0 \vee$	1.5	2	2.5	V
V <sub>(hys)</sub>	Hysteresis voltage		0.5	1		V
r <sub>(pd)</sub>	Internal pulldown resistor		300	500	850	kΩ
ENABLE						
VI	ENABLE input-voltage range		-0.5		40	V
		$8 \text{ V} \leq \text{V}_{(\text{driver})} \leq 17 \text{ V}$	2.5	3	3.5	
VIH	ENABLE threshold high voltage	$6 \text{ V} \leq \text{V}_{(\text{driver})} < 8 \text{ V}$	1.9	2.5	3.5	V
V <sub>IL</sub>	ENABLE threshold low voltage	V <sub>O</sub> = 5 V	1.5	1.85	2.5	V
		$8 \text{ V} \leq \text{V}_{(\text{driver})} \leq 17 \text{ V}$	0.5	1		
V <sub>(hys)</sub>	Hysteresis voltage	$6 \text{ V} \leq \text{V}_{(\text{driver})} < 8 \text{ V}$	0.1			V
RESET					1	
V <sub>(th)</sub>	RESET threshold voltage		4.51	4.65	4.79	V
V <sub>(RESET)</sub>	RESET tolerance				3%	
		C <sub>(REST)</sub> = 10 nF	8	10	12	
t(RESET)	RESEI time	C <sub>(REST)</sub> = 100 nF, see Note <sup>(1)</sup>	80	100	120	ms
		I <sub>sink</sub> = 5 mA			450	
VOL	RESET output low voltage	I <sub>sink</sub> = 1 mA			84	mv
t <sub>(deglitch)</sub>	RESET deglitch time	See Note <sup>(1)</sup>	8	10	12.5	μs
ALARM						
VI	Alarm input-voltage range		-0.5		40	V
V <sub>IL</sub>	Alarm threshold low voltage		2.2	2.3	2.35	V
V <sub>IH</sub>	Alarm threshold high voltage		2.43	2.5	2.58	V
V <sub>(hys)</sub>	Hysteresis voltage			240		mV
M	Alorm output low voltage	I <sub>sink</sub> = 5 mA			450	m\/
VOL	Alarm output low voltage	I <sub>sink</sub> = 1 mA			84	IIIV
LOW-POWE	ER MODE (PULSE MODE) PFM					
I <sub>O(LPM)</sub>	Load current in low-power mode	V <sub>(driver)</sub> < 7 V			50	mA
I <sub>I(avg)</sub>	Average input current	$V_{(driver)} = 11 \text{ V}, I_O = 5 \text{ mA}, \text{ CLP} = \text{low}$			3.55	mA
Vo	Output-voltage tolerance	$V_0 = 5 V$		2.4%	3%	
DIGITAL LO	DW-POWER MODE (CLP)					
V <sub>IH</sub>	High-level CLP input threshold voltage	Normal mode	2.6			V
VIL	Low-level CLP input threshold voltage	Low-power mode			1.15	V
SWITCHING	G PARAMETERS					
f <sub>(sw)</sub>	Switching frequency	$V_{(Rmod)} = 0 V$ , modulator OFF		380		kHz
f <sub>(sw)ac</sub>	Operating-frequency accuracy	f <sub>(sw)</sub> = 380 kHz			20%	
f <sub>(sw)min</sub>	Modulation minimum frequency		230	285	385	kHz
f <sub>(sw)max</sub>	Modulation maximum frequency		390	480	590	kHz
f <sub>(mod)span</sub>	Modulation span			220		kHz
f <sub>(mod)</sub>	Modulation frequency	$R_{mod} = 12 \text{ k}\Omega \pm 1\%$		28		kHz
f <sub>(mod)ac</sub>	Modulation-frequency accuracy				12%	



### 6.7 Typical Characteristics

(Reference L1 Pin, see Figure 10 through Figure 12)



TEXAS INSTRUMENTS

www.ti.com.cn

### **Typical Characteristics (continued)**





### **Typical Characteristics (continued)**





### 7 Detailed Description

#### 7.1 Overview

The TPIC74101-Q1 is a buck/boost switch-mode regulator that operates in a power-supply concept to ensure a stable output voltage with input voltage excursions and specified load range.

The device provides an alarm indicator and reset output to interface with systems that require supervisory function.

The switching regulator offers a clock modulator and a current-mode slew-rate control for the internal switching transistor (Q1) to minimize EMI.

An internal low-r<sub>DS(on)</sub> switch has a current-limit feature to prevent inadvertent reset when turning on the 5Vg output.

#### 7.2 Functional Block Diagram



NOTE: All component values are typical.



#### 7.3 Feature Description

### 7.3.1 Switch-Mode Input/Output Pins (L1, L2)

The external inductor for the switch-mode regulator is connected between pins L1 and L2. This inductor is placed close to the pins to minimize parasitic effects. For stability, an inductor with 20  $\mu$ H to 100  $\mu$ H should be used.

### 7.3.2 Supply Pin (V<sub>driver</sub>)

The input voltage of the device is connected to the  $V_{driver}$  pin. This input line requires a filter capacitor to minimize noise. A low-ESR aluminum or tantalum input capacitor is recommended. The relevant parameters for the input capacitor are the voltage rating and RMS current rating. The voltage rating should be approximately 1.5 times the maximum applied voltage for an aluminum capacitor and 2 times for a tantalum capacitor. In buck mode, the

RMS current is  $I_{OUT} \times \sqrt{D - D^2}$ , where D is the duty cycle and its maximum RMS current value is reached when D = 50% with  $I_{RMS} = I_{OUT}/2$ . In boost mode, the RMS current is 0.3 ×  $\Delta I$ , where  $\Delta I$  is the peak-to-peak ripple current in the inductor. To achieve this, ESR ceramic capacitors are used in parallel with the aluminum or tantalum capacitors.

### 7.3.3 Internal Supply Decoupling Pin (V<sub>logic</sub>)

The  $V_{logic}$  pin is used to decouple the internal power-supply noise by use of a 470-nF capacitor. This pin can also be used as an output supply for the logic-level inputs for this device (SCR0, SCR1, ENABLE, CLP, and 5Vg\_ENABLE).

### 7.3.4 Input Voltage Monitoring Pin (AIN)

The A<sub>IN</sub> pin is used to program the threshold voltage for monitoring and detecting undervoltage conditions on the input supply. A maximum of 40 V may be applied to this pin and the voltage at this pin may exceed the V<sub>(driver)</sub> input voltage without effecting the device operation. The resistor divider network is programmed to set the undervoltage detection threshold on this pin (see the application schematic). The input has a typical hysteresis of 200 mV with a typical upper limit threshold of 2.5 V and a typical lower limit threshold of 2.3 V. When V<sub>(AIN)</sub> falls below 2.3 V, V<sub>(AOUT)</sub> is asserted low; when V<sub>(AIN)</sub> exceeds 2.5 V, V<sub>(AOUT)</sub> is in the high-impedance state.

The equations to set the upper and lower thresholds of  $V_{(\text{AIN})}$  are:

Upper:

$$V_{(driver)} = 2.5 \text{ V} \times \frac{\text{R1} + \text{R2}}{\text{R1}}$$

Lower:

 $V_{(driver)} = 2.3 \text{ V} \times \frac{\text{R1} + \text{R2}}{\text{R1}}$ 

(1)

#### 7.3.5 Input Undervoltage Alarm Pin (A<sub>OUT</sub>)

The  $A_{OUT}$  pin is an open-drain output that asserts low when the input voltage falls below the set threshold on the  $A_{IN}$  input.

#### 7.3.6 Reset Delay Timer Pin (REST)

The REST pin sets the desired delay time to assert the RESET pin low after the 5-V supply has exceeded 4.65 V (typical). The delay can be programmed in the range of 2.2 ms to 150 ms using capacitors in the range of 2.2 nF to 150 nF. The delay time is calculated using the following equation:

RESET delay =  $C_{(REST)} \times 1$  ms, where  $C_{(REST)}$  has nF units

#### 7.3.7 Reset Pin (RESET)

The RESET pin is an open-drain output. The power-on reset output is asserted low until the output voltage exceeds the 4.65-V threshold and the reset delay timer has expired. Additionally, whenever the ENABLE pin is low, RESET is immediately asserted low regardless of the output voltage.



#### Feature Description (continued)

#### 7.3.8 Main Regulator Output Pin (V<sub>OUT</sub>)

The V<sub>OUT</sub> pin is the output of the switch-mode regulated supply. This pin requires a filter capacitor with low-ESR characteristics to minimize output ripple voltage. For stability, a capacitor with 22  $\mu$ F to 470  $\mu$ F should be used. The total capacitance at pin V<sub>OUT</sub> and pin 5Vg must be less than or equal to 470  $\mu$ F.

#### 7.3.9 Low-Power-Mode Pin (CLP)

The CLP pin controls the low-power mode of the device. An external low digital signal switches the device to low-power mode or normal mode when the input is high.

#### 7.3.10 Switch-Output Pin (5Vg)

The 5Vg pin switches the 5-V regulated output. The output voltage of the regulator can be enabled or disabled using this low- $r_{DS(on)}$  internal switch. This switch has a current-limiting function to prevent generation of a reset signal at turnon caused by the capacitive load on the output or overload condition. When the switch is enabled, the regulated output may deviate and drop momentarily to a tolerance of 7% until the 5Vg capacitor is fully charged. This deviation depends on the characteristics of the capacitors on V<sub>OUT</sub> and 5Vg.

#### 7.3.11 5Vg-Enable Pin (5Vg\_ENABLE)

The 5Vg\_ENABLE is a logic-level input for enabling the switch output on 5Vg.

For the functional pin, 5Vg\_ENABLE results in Table 1:

5Vg_ENABLE	FUNCTION						
0	5Vg is off						
Open (internal pulldown = 500 k $\Omega$ )	5Vg is off						
1	5Vg is on						

#### Table 1. 5Vg\_ENABLE, Functional Pin





Figure 18. Current-Limit Switched Output 5Vg

7.3.12 Slew-Rate Control Pins (SCR0, SCR1)

The slew rate of the switching transistor Q1 is set using the SCR0 and SCR1 pins.

Table 2 shows the values of the slew rate (SR):

		· · ·
SCR1	SCR0	SR <sub>Q1</sub>
0	0	Slow
0	1	Medium-slow
1	0	Medium-fast
1	1	Fast

Table 2. Slew Rate Values (SR)

See the converter efficiency plots in the *Typical Characteristics* section to determine power dissipation.

### 7.3.13 Modulator Frequency Setting (Pin R<sub>mod</sub>)

The  $R_{mod}$  pin adjusts the clock modulator frequency. A resistor of  $R_{mod} = 12 \text{ k}\Omega$  generates a modulation frequency of 28 kHz. The modulator function may be disabled by connecting  $R_{mod}$  to GND and the device operates with the nominal frequency. The modulator function cannot be activated during IC operation, only at IC start-up.

#### 7.3.14 Ground Pin (PGND)

The PGND pin is the power ground for the device.

#### 7.3.15 Enable Pin (ENABLE)

The ENABLE pin allows the enabling and disabling of the switch mode regulator. A maximum of 40 V may be applied to this pin to enable the device and increasing it above the  $V_{(driver)}$  input voltage does not affect the device operation.

Table 3 describes the functionality of the ENABLE pin.

ENABLE	FUNCTION
0	Vreg is off.
Open	Undefined
1	Vreg is on.

#### Table 3. Functionality of the ENABLE Pin

#### 7.3.16 Bootstrap Pins (Cboot1 and Cboot2)

An external bootstrap capacitor is required for driving the internal high-side MOSFET switch. A 4.7-nF ceramic capacitor is typically required.

#### 7.4 Device Functional Modes

#### 7.4.1 Clock Modulator

To minimize EMI issues associated with the switch-mode regulator, the device offers an integrated clock modulator. The function of the clock modulator is to modulate the switching frequency and to distribute the energy over the wave band.

The average switching frequency is 380 kHz (typical) and varies between 285 kHz and 480 kHz at a rate set by the R<sub>mod</sub> resistor. A typical value of 12 k $\Omega$  on the R<sub>mod</sub> pin relates to a 28-kHz modulation frequency. The clock modulator function can only be activated during IC start-up, not during IC operation.

Equation 2 is for the modulation frequency.

 $f_{(mod)}$  (Hz) = (-2.2 × R<sub>mod</sub>) + 54.5 kHz,

(2)

when  $R_{mod} = 8 \ k\Omega$  to 16 k $\Omega$ . Bigger resistor values like 100 k $\Omega$  are also allowed for Rmod.

#### 7.4.2 Buck/Boost Transitioning

The operation mode switches automatically between buck and boost modes depending on the input voltage of  $V_{(driver)}$  and output load conditions. During start up, when  $V_{(driver)}$  is less than 5.8 V (typical), the device starts in boost mode and continues to run in boost mode until  $V_{(driver)}$  exceeds 5.8 V; at which time, the device switches over to buck mode. In buck mode, the device continues to run in buck mode until it is required to switch back to boost to hold regulation. This crossover window to switch to boost mode is when  $V_{(driver)}$  is between 5.8 V and 5 V and depends on the loading conditions. When  $V_{driver}$  drops below 5.8 V but the device is holding regulation (~2%), the device remains in buck mode. However, when  $V_{(driver)}$  is within the 5.8-V to 5-V window and  $V_{OUT}$  drops to 4.9 V, the device crosses over to boost mode to hold regulation. In boost mode, the device remains in



#### **Device Functional Modes (continued)**

boost mode until  $V_{(driver)}$  exceeds 5.8 V; at which time, the device enters the buck mode. When the device is operating in boost mode and  $V_{(driver)}$  is in the crossover window of 5.8 V to 5 V, the output regulation may contain a higher than normal ripple and only maintain a 3% tolerance. This ripple and tolerance depends on the loading and improves with a higher loading condition. When the device is operated with low-power mode active (CLP = low) and high output currents (>50 mA), the buck/boost transitioning can cause a reset signal at the RESET pin.

#### 7.4.3 Buck SMPS

In buck mode, the duty cycle of transistor Q1 sets the voltage  $V_{OUT}$ . The duty cycle of transistor Q1 varies 10% to 99% depending on the input voltage,  $V_{(driver)}$ . If the peak inductor current (measured by Q1) exceeds 450 mA (typical), Q2 is turned on for this cycle (synchronized rectification). Otherwise, the current recirculates through Q2 as a free-wheeling diode. The detection for synchronous or asynchronous mode is done cycle-by-cycle.

To avoid a cross-conduction current between Q1 and Q2, an inherent delay is incorporated when switching Q1 off and Q2 on and vice versa.

In buck mode, transistor Q3 is not required and is switched off. Transistor Q4 is switched on to reduce power dissipation.

The switch timings for transistors Q3 and Q4 are not considered. In buck mode, the logical control of the transistors does not change.



Figure 19. Buck/Boost Switch Mode Configuration

#### 7.4.4 Boost SMPS

In boost mode, the duty cycle of transistor Q3 controls the output voltage  $V_{OUT}$ . The duty cycle is internally adjusted 5% to 85% depending on the internally sensed voltage of the output. Synchronized rectification occurs when  $V_{(driver)}$  is below 5 V.

To avoid a discharging of the buffer capacitor, a simultaneous switching on of Q3 and Q4 is not allowed. An inherent delay is incorporated between Q3 switching off and Q4 switching on and vice versa.

In boost mode, transistor Q2 is not required and remains off. Transistor Q1 is switched on for the duration of the boost-mode operation (serves as a supply line).

Copyright © 2011–2014, Texas Instruments Incorporated



#### **Device Functional Modes (continued)**

The switch timings of transistors Q1 and Q2 are not considered. In boost mode, the logical control of the transistors does not change.

#### 7.4.5 Extension of the Input Voltage Range on V<sub>(driver)</sub>

To ensure a stable 5-V output voltage with the output load in the specified range, the  $V_{(driver)}$  supply must be greater than or equal to 5 V for greater than 1 ms (typical). After a period of 1 ms (typical), the logic may be supplied by the  $V_{OUT}$  regulator and the  $V_{(driver)}$  supply may be capable of operating down to 1.5 V.

The switch-mode regulator does not start at  $V_{(driver)}$  less than 5 V.

#### 7.4.6 Low-Power Mode

To reduce quiescent current and to provide efficient operation, the regulator enters a pulsed mode.

The device enters this mode by a logic-level low on this pin.

Automatic low-power mode is not available. The low-power-mode function is not available in boost mode. The device leaves low-power mode during boost mode regardless of the logic level on the CLP pin.

#### 7.4.7 Temperature and Short-Circuit Protection

To prevent thermal destruction, the device offers overtemperature protection to disable the IC. Also, short-circuit protection is included for added protection on  $V_{OUT}$  and 5Vg.

#### 7.4.8 Switch Output Pin (5Vg) Current Limitation

A charge pump drives the internal FET, which switches the primary output voltage  $V_{OUT}$  to the 5Vg pin. Protection is implemented to prevent the output voltage from dropping below its specified value while enabling the secondary output voltage. An explanation of the block diagram (see Figure 1) is given by the following example:

- Device is enabled, output voltage V<sub>OUT</sub> is up and stable.
- 5Vg is enabled (pin 5Vg\_ENABLE set to high) with load resistance connected to 5Vg pin.
- If output voltage V<sub>OUT</sub> drops below typical (V<sub>OUT</sub> 100 mV), the charge pump of the 5Vg FET is switched off and the FET remains on for a while as the gate voltage drops slowly.
- If V<sub>OUT</sub> drops below the RESET threshold of 4.65 V (typical), the FET of the secondary output voltage 5Vg is switched off (gate drawn to ground level).
- A deglitch time ensures that a device reset does not occur if V<sub>OUT</sub> drops to the reset level during the 5Vg turnon phase.
- If V<sub>OUT</sub> rises above typical (V<sub>OUT</sub> 100 mV), the charge pump of the 5Vg FET is switched on and drives the gate of the 5Vg FET on.

#### 7.4.9 Soft Start

On power up, the device offers a soft-start feature which ramps the output of the regulator at a slew of 10 V/ms. When a reset occurs, the soft start is reenabled. Additionally, if the output capacitor is greater than 220  $\mu$ F (typical), the slew rate decreases to a value set by the internal current limit. In boost mode, the soft-start feature is not active.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPIC74100-Q1 is a switch-mode regulator with integrated switches for voltage-mode control. With the help of external LC components, the device regulates the output to 5V +-2% for a wide input voltage range. The device can monitor the output voltage as well as the input voltage.

#### 8.2 Typical Application



- A. To minimize voltage ripple on the output due to transients, it is recommended to use a low-ESR capacitor on the  $V_{OUT}$  line.
- B. The L and C component values are system application dependent for EMI consideration.

Figure 20. Application Schematic

#### 8.2.1 Design Requirements

Plot the converter efficiency with four different slew rate controls (SCRx) at an input voltage of 11 V and 17 V. The slew rate of the switching transistor Q1 can be changed using the SCR0 and SCR1 pins.



#### **Typical Application (continued)**

### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Buck Mode

- Select inductor ripple current  $\Delta I_L$ : for example  $\Delta I_L = 0.2 \times I_{OUT}$
- Calculate inductor L

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{f_{SW} \times \Delta I_{L} \times V_{IN}} \quad (H)$$
(3)

where  $f_{SW}$  is the regulator switching frequency.

• Inductor peak current

$$I_{L,max} = I_{OUT} + \frac{\Delta I_L}{2} \quad (A)$$

• Output voltage ripple

$$\Delta V_{OUT} = \Delta I_{L} \times \left( ESR + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right) \quad (V_{(p-p)})$$
(5)

Usually, the first term is dominant.

$$C_{OUT} = \frac{I_{pk}(t_{on} + t_{off})}{8 \times V_{ripple}} \quad (F)$$
(6)

#### 8.2.2.2 Boost Mode

- Select inductor ripple current ΔI<sub>L</sub>: for example ΔI<sub>L</sub> = 0.2 × I<sub>IN</sub>
- Calculate inductor L

$$L = \frac{(V_{OUT} - V_{IN}) \times V_{IN}}{f_{SW} \times \Delta I_{L} \times V_{OUT}} \quad (H)$$
(7)

- where  $f_{\text{SW}}$  is the regulator switching frequency.
- Inductor peak current

$$I_{p} = I_{L,max} = I_{IN} + \frac{\Delta I_{L}}{2} \quad (A)$$

• Output voltage ripple

$$\Delta V_{OUT} = I_{p} \times ESR + \frac{I_{OUT} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{f_{SW} \times C_{OUT}} \quad (V_{(p-p)})$$
(9)



### **Typical Application (continued)**

#### 8.2.3 Application Curves



NOTE: The average converter efficiency with four different slew rate controls (SCRx) on the Q1 switching FET with input voltage V<sub>(driver)</sub> = 11 V and 17 V, T<sub>A</sub> = 125°C.

#### Figure 21. Converter Efficiency

#### TPIC74101-Q1 ZHCS483A-OCTOBER 2011-REVISED DECEMBER 2014



www.ti.com.cn

### 9 Power Supply Recommendations

The input decoupling capacitors and bootstrap capacitor must be located as close as possible to the device. Ensure that input power supply is clean. To minimize voltage ripple on the output due to transients, it is recommended to use a low-ESR capacitor on the VOUT line. The L and C component values are system application dependent for EMI consideration. TI recommends using a low EMI Inductor with a ferrite-type closed core.

### 10 Layout

#### 10.1 Layout Guidelines

#### 10.1.1 Switch-Mode Power Supply

The following guidelines are recommended for PCB layout of the TPIC74100 device.

#### 10.1.1.1 Inductor

Use a low-EMI inductor with a ferrite-type closed core. Other types of inductors may be used; however, they must have low-EMI characteristics and be located away from the low-power traces and components in the circuit.

#### 10.1.1.2 Filter Capacitors

Input ceramic filter capacitors should be located in the close proximity of the V<sub>driver</sub> pin. Surface-mount capacitors are recommended to minimize lead length and reduce noise coupling.

#### 10.1.1.3 Traces and Ground Plane

All power (high-current) traces should be thick and as short as possible. The inductor and output capacitors should be as close to each other as possible. This reduces EMI radiated by the power traces due to high switching currents.

In a two-sided PCB, it is recommended to have ground planes on both sides of the PCB to help reduce noise and ground-loop errors. The ground connection for the input and output capacitors and IC ground should be connected to this ground plane.

In a multilayer PCB, the ground plane is used to separate the power plane (where high switching currents and components are placed) from the signal plane (where the feedback trace and components are) for improved performance.

Also, arrange the components such that the switching-current loops curl in the same direction. Place the highcurrent components such that during conduction, the current path is in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles, helping to reduce radiated EMI.

#### 10.1.2 Package and PCB Land Configuration for a Multilayer PCB

To maximize the efficiency of this package for application on a single-layer or multilayer PCB, certain guidelines must be followed when laying out this device on the PCB.

The following information is to be used as a guideline only.

For further information see the PowerPAD Thermally Enhanced Package technical brief (SLMA002).

The following are guidelines for mounting the PowerPAD<sup>™</sup> IC on a multilayer PCB with a ground plane.







Figure 22. Package and PCB Land Configuration for a Multilayer PCB

#### 10.1.3 Multilayer (Side View)

In a multilayer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane.

The efficiency of this method depends on several factors (die area, number of thermal vias, thickness of copper, etc.). See the *PowerPAD Thermally Enhanced Package* technical brief (SLMA002).

Layout recommendation is to use as much copper area for the power-management section of a single-layer board as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low-thermal-impedance attachment method (solder paste or thermal-conductive epoxy). In both of these cases, it is advisable to use as much copper and as many traces as possible to dissipate the heat.



Figure 23. Multilayer Board (Side View)



#### Layout Guidelines (continued)

### 10.1.4 Single-Layer



Figure 24. Land Configuration for Single-Layer PCB

When this attachment method is not implemented correctly, this product may operate inefficiently. Power dissipation capability may be adversely affected when the device is incorrectly mounted onto the circuit board.



### 10.2 Layout Example



Figure 25. Layout Example 1

TPIC74101-Q1 ZHCS483A-OCTOBER 2011-REVISED DECEMBER 2014



www.ti.com.cn

### Layout Example (continued)



Large gound plane to reduce noise and ground-loop errors

Figure 26. Layout Example 2



#### 11 器件和文档支持

### 11.1 商标

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损

### 11.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

### 12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPIC74101QPWPRQ1	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	T74101D5	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC74101QPWPRQ1	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Dec-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPIC74101QPWPRQ1	HTSSOP	PWP	20	2000	350.0	350.0	43.0

PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE PWP (R-PDSO-G20)

#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司