





TPA6211T-Q1

ZHCSKV6B - MARCH 2020 - REVISED FEBRUARY 2024

TPA6211T-Q1 汽车类 3.1W 单声道模拟输入 AB 类音频放大器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 2: -40°C 至 105°C
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C6
- 在 THD = 10% (典型值) 时 可利用 5V 电源向 3Ω 负载输送 3.1W 功率
- 低电源电流:电压为 5V 时为 4mA (典型值)
- 关断电流: 0.01µA(典型值)
- 快速启动,具有极小杂音
- 仅三个外部组件
 - 针对直接电池供电运行,改进了 PSRR (80dB) 和宽电源电压 (2.5V 至 5.5V)
 - 全差分设计简化了射频 整流
 - 63dB CMRR 省去了两个输入 耦合电容

2 应用

- 汽车音频
- 紧急呼叫
- 驾驶员通知
- 仪表组蜂鸣装置

3 说明


TPA6211T-Q1 器件是一款 3.1W 单声道全差分放大 器,设计用于驱动一个阻抗至少为 3Ω 的扬声器,同时 在大多数应用中仅占用 20mm² 的总体印刷电路板 (PCB) 面积。此器件在 2.5V 至 5.5V 电压范围内运 行,仅消耗 4mA 静态电源电流。TPA6211T-Q1 器件 采用节省空间的 8 引脚 HVSSOP 封装。

该器件包含如下特性:80dB的电源电压抑制比(20Hz 至 2kHz),改善的 RF 整流抗扰度以及较小的 PCB 占用面积。杂音超低的快速启动特性使得 TPA6211T-Q1 器件非常适合用于紧急呼叫应用。此外,该器件可 满足信息娱乐系统与仪表组应用中(例如仪表组提示音 或驾驶员通知)的低功耗需求。

器件信息(1)

器件型号	封装	封装尺寸 ⁽²⁾	封装尺寸(标称 值)
TPA6211T- Q1	HVSSOP (8)		3.00mm × 3.00mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- (2) 封装尺寸(长x宽)为标称值,并包括引脚(如适用)。



C_(BYPASS) 是可选的

应用电路



Table of Contents

1 特性	1	6.4 Device Functional Modes	18
2 应用		7 Application and Implementation	19
3 说明		7.1 Application Information	19
4 Pin Configuration and Functions		7.2 Typical Applications	19
5 Specifications		8 Power Supply Recommendations	25
5.1 Absolute Maximum Ratings		8.1 Power Supply Decoupling Capacitor	25
5.2 ESD Ratings		9 Layout	26
5.3 Recommended Operating Conditions		9.1 Layout Guidelines	26
5.4 Thermal Information		9.2 Layout Example	26
5.5 Electrical Characteristics		10 Device and Documentation Support	<mark>27</mark>
5.6 Operating Characteristics		10.1 Receiving Notification of Documentation Update	
5.7 Dissipation Ratings		10.2 Community Resources	
6 Detailed Description		10.3 Trademarks	27
6.1 Overview		11 Revision History	27
6.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	27

4 Pin Configuration and Functions




图 4-1. DGN Package 8-Pin HVSSOP Top View

表 4-1. Pin Functions

PIN		I/O1	DESCRIPTION
NAME	NO.	1/01	DESCRIPTION
BYPASS	2	I	Mid-supply voltage, adding a bypass capacitor improves PSRR
GND	7	I	High-current ground
IN -	4	ı	Negative differential input
IN+	3	I	Positive differential input
SHUTDOWN	1	I	Shutdown pin (active low logic)
Thermal Pad	_	_	Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.
V_{DD}	6	I	Power supply
V _{O+}	5	0	Positive BTL output
V _O -	8	0	Negative BTL output

Product Folder Links: TPA6211T-Q1

1. I = Input, O = Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted(1)

			MIN	MAX	UNIT
Supply voltage, V _{DD}			- 0.3	6	V
Input voltage, V _I			- 0.3	V _{DD} + 0.3 V	V
Continuous total power dissipation			See	· # 5.7	
Lead temperature 1.6 mm (1/16 lnch) from case for 10 s	DGN			260	°C
Operating free-air temperature, T _A			- 40	105	°C
Junction temperature, T _J			- 40	150	°C
Storage temperature, T _{stg}			- 65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under #5.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
(ESD)		Charged-device model (CDM), per AEC Q100-011	±500	v

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{DD}	Supply voltage		2.5	5.5	V
V _{IH}	High-level input voltage	SHUTDOWN	1.55		V
V _{IL}	Low-level input voltage	SHUTDOWN		0.5	V
T _A	Operating free-air temperature		- 40	105	°C

5.4 Thermal Information

		TPA6211T-Q1	
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	UNIT
		8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	53.9	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	72.7	°C/W
R ₀ JB	Junction-to-board thermal resistance	26.4	°C/W
ΨJT	Junction-to-top characterization parameter	3.5	°C/W
ψ ЈВ	Junction-to-board characterization parameter	26.3	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	10.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TPA6211T-Q1 English Data Sheet: SBOS496

Copyright © 2024 Texas Instruments Incorporated

5.5 Electrical Characteristics

T_A = 25°C unless otherwise noted

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{OS}	Output offset voltage (measured differentially)	V _I = 0-V differential, Gain = 1 V/V, V _{DD} = 5.5 V		- 9	0.3	9	mV
PSRR	Power supply rejection ratio	V _{DD} = 2.5 V to 5.5 V			- 85	- 60	dB
V _{IC}	Common mode input range	V _{DD} = 2.5 V to 5.5 V		0.5		V _{DD} - 0.8	V
CMRR	Common mode rejection ratio	V _{DD} = 5.5 V, V _{IC} = 0.5 V to 4.7 V			- 63	- 40	dB
CIVIRR	Common mode rejection ratio	V _{DD} = 2.5 V, V _{IC} = 0.5 V to 1.7 V			- 63	- 40	uБ
			V _{DD} = 5.5 V		0.45		
	Low-output swing	$R_L = 4 \Omega$, $V_{IN+} = V_{DD}$, $V_{IN+} = 0 V$, $V_{IN-} = 0 V$ or $V_{IN-} = 0 V$	V _{DD} = 3.6 V		0.37		
		114 - 114 55	V _{DD} = 2.5 V		0.26	0.4	V
	Low-output swing (only for TPA6211HTDGNRQ1)	$ \begin{array}{l} R_L = 4~\Omega,~V_{IN+} = V_{DD},~V_{IN+} = 0~V,\\ Gain = 1~V/V,~V_{IN-} = 0~V~or~V_{IN-} = V_{DD}\\ T_A = 105^{\circ}C \end{array} $	V _{DD} = 2.5 V			0.46	
			V _{DD} = 5.5 V		4.95		V
	High-output swing	$R_L = 4 \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = V_{DD}$, Gain = 1 V/V, $V_{IN-} = 0$ V or $V_{IN+} = 0$ V	V _{DD} = 3.6 V		3.18		
		The state of the s	V _{DD} = 2.5 V	2	2.13		
	High-output swing (only for TPA6211HTDGNRQ1)	$ \begin{aligned} R_L &= 4 \; \Omega, \; V_{IN+} = V_{DD}, \; V_{IN-} = V_{DD}, \\ Gain &= 1 \; V/V, \; V_{IN-} = 0 \; V \; or \; V_{IN+} = 0 \; V \\ T_A &= 105 ^{\circ} C \end{aligned} $	V _{DD} = 2.5 V	1.95			
I _{IH}	High-level input current, shutdown	V _{DD} = 5.5 V, V _I = 5.8 V	1		58	100	μA
I _{IH}	High-level input current, shutdown (only for TPA6211HTDGNRQ1)	V _{DD} = 5.5 V, V _I = 5.8 V T _A = 105°C				115	μA
I _{IL}	Low-level input current, shutdown	V _{DD} = 5.5 V, V _I = -0.3 V			3	100	μA
I _{IL}	Low-level input current, shutdown (only for TPA6211HTDGNRQ1)	V _{DD} = 5.5 V, V _I = -0.3 V T _A = 105°C				115	μA
IQ	Quiescent current	V _{DD} = 2.5 V to 5.5 V, no load			4	5	mA
IQ	Quiescent current (only for TPA6211HTDGNRQ1)	V _{DD} = 2.5 V to 5.5 V, no load T _A = 105°C				5.7	mA
I _(SD)	Supply current	$V_{SHUTDOWN} \le 0.5 \text{ V}, V_{DD}$ = 2.5 V to 5.5 \	$V_{SHUTDOWN} \leqslant 0.5$ V, V_{DD} = 2.5 V to 5.5 V, R_L = 4 Ω		0.01	1	μA
I _(SD)	Supply current (only for TPA6211HTDGNRQ1)	$V_{\mbox{SHUTDOWN}} \leqslant 0.5$ V, $V_{\mbox{DD}}$ = 2.5 V to 5.5 V $T_{\mbox{A}}$ = 105°C	$/$, $R_L = 4 \Omega$			1.25	μΑ
	Gain	$R_L = 4 \Omega$		$\frac{38 \text{ k}\Omega}{\text{R}_{\text{I}}}$	$\frac{40 \text{ k}\Omega}{\text{R}_{\text{I}}}$	<u>42 kΩ</u> R _I	V/V
	Gain (only for TPA6211HTDGNRQ1)	R _L = 4 Ω T _A = 105°C				$\frac{44.4 \ k\Omega}{R_I}$	V/V
	Resistance from shutdown to GND				100		kΩ

提交文档反馈

5



5.6 Operating Characteristics

 $T_A = 25$ °C, Gain = 1 V/V

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
						2.45		
		THD + N = 1%, f = 1	kHz, $R_L = 3 \Omega$	V _{DD} = 3.6 V		1.22		
				V _{DD} = 2.5 V		0.49		
				V _{DD} = 5 V		2.22		
Po	Output power	THD + N = 1%, f = 1	kHz, $R_L = 4 \Omega$	V _{DD} = 3.6 V		1.1		w
				V _{DD} = 2.5 V		0.47		
				V _{DD} = 5 V		1.36		
		THD + N = 1%, f = 1	kHz, $R_L = 8 \Omega$	V _{DD} = 3.6 V		0.72		
				V _{DD} = 2.5 V		0.33		
			P _O = 2 W, V _{DD}	= 5 V		0.045%		
	Total harmonic distortion plus noise	$f = 1 \text{ kHz}, R_L = 3 \Omega$	P _O = 1 W, V _{DD}	= 3.6 V		0.05%		
			P _O = 300 mW, V _{DD} = 2.5 V		,	0.06%		
		$f = 1 \text{ kHz}, R_L = 4 \Omega$	P _O = 1.8 W, V _{DD} = 5 V		,	0.03%		
THD+N			P _O = 0.7 W, V _{DD} = 3.6 V		,	0.03%		
			P _O = 300 mW, V _{DD} = 2.5 V		,	0.04%		
		f = 1 kHz, R _L = 8 Ω	P _O = 1 W, V _{DD} = 5 V		,	0.02%		
			P _O = 0.5 W, V _{DD} = 3.6 V P _O = 200 mW, V _{DD} = 2.5 V		,	0.02%		
					,	0.03%		
		V _{DD} = 3.6 V, Inputs A	C-arounded with	f = 217 Hz	,	- 80		
k _{SVR}	Supply ripple rejection ratio	$C_{l} = 2 \mu F, V_{RIPPLE} = 2$		f = 20 Hz to 20 kHz		- 70		dB
SNR	Signal-to-noise ratio	V _{DD} = 5 V, P _O = 2 W,	R _L = 4 Ω			105		dB
.,	Outrot will an are in a	V _{DD} = 3.6 V, f = 20 H;	z to 20 kHz,	No weighting		15		
V _n	Output voltage noise	Inputs AC-grounded	with $C_I = 2 \mu F$	A weighting		12		μV _{RMS}
CMRR	Common mode rejection ratio	V _{DD} = 3.6 V, V _{IC} = 1 V	$J_{\rm pp}$	f = 217 Hz		- 65		dB
Z _I	Input impedance				38	40	44	kΩ
		V _{DD} = 3.6 V, No C _{BYF}	V _{DD} = 3.6 V, No C _{BYPASS}			4		μs
	Start-up time from shutdown	V _{DD} = 3.6 V, C _{BYPASS}	V _{DD} = 3.6 V, C _{BYPASS} = 0.1 μF			27		ms

5.7 Dissipation Ratings

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ⁽¹⁾	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN	2.13 W	17.1 mW/°C	1.36 W	1.11 W

(1) Derating factor based on High-k board layout.

提交文档反馈


Copyright © 2024 Texas Instruments Incorporated




Typical Characteristics

表 5-1. Table of Graphs

		FIGURE
Output nower	vs Supply voltage	图 5-1
Output power	vs Load resistance	图 5-2
Power dissipation	vs Output power	图 5-3, 图 5-4
	vs Output power	图 5-5, 图 5-6, 图 5-7
Total harmonic distortion + noise	vs Frequency	图 5-8, 图 5-9, 图 5-10, 图 5-11, 图 5-12
	vs Common-mode input voltage	图 5-13
Supply voltage rejection ratio	vs Frequency	图 5-14, 图 5-15, 图 5-16, 图 5-17
Supply voltage rejection ratio	vs Common-mode input voltage	图 5-18
GSM Power supply rejection	vs Time	图 5-19
GSM Power supply rejection	vs Frequency	图 5-20
Common mode rejection retic	vs Frequency	图 5-21
Common-mode rejection ratio	vs Common-mode input voltage	图 5-22
Closed loop gain/phase	vs Frequency	图 5-23
Open loop gain/phase	vs Frequency	图 5-24
Supply current	vs Supply voltage	图 5-25
очрріў сипепі	vs Shutdown voltage	图 5-26
Start-up time	vs Bypass capacitor	图 5-27






1

Product Folder Links: *TPA6211T-Q1*English Data Sheet: SBOS496








图 5-9. Total Harmonic Distortion + Noise vs Frequency




图 5-10. Total Harmonic Distortion + Noise vs Frequency




图 5-11. Total Harmonic Distortion + Noise vs Frequency




图 5-12. Total Harmonic Distortion + Noise vs Frequency




图 5-13. Total Harmonic Distortion + Noise vs Common-Mode Input Voltage





图 5-14. Supply Voltage Rejection Ratio vs Frequency





Product Folder Links: TPA6211T-Q1




图 5-21. Common-Mode Rejection Ratio vs **Frequency**




图 5-22. Common-Mode Rejection Ratio vs Common-Mode Input Voltage




图 5-23. Closed Loop Gain/Phase vs Frequency





图 5-24. Open Loop Gain/Phase vs Frequency





Product Folder Links: TPA6211T-Q1





图 5-26. Supply Current vs Shutdown Voltage

11

提交文档反馈






6 Detailed Description

6.1 Overview

The TPA6211T-Q1 device is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around V_{DD} / 2 regardless of the common-mode voltage at the input.

6.2 Functional Block Diagram



C(BYPASS) is optional

6.3 Feature Description

6.3.1 Advantages of Fully Differential Amplifiers

Input coupling capacitors are not required. A fully differential amplifier with good CMRR, such as the TPA6211T-Q1 device, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has a lower mid-supply voltage than that of the TPA6211T-Q1 device, the common-mode feedback circuit compensates, and the outputs are still biased at the mid-supply point of the TPA6211T-Q1 device. The inputs of the TPA6211T-Q1 device can be biased from 0.5 V to V_{DD} - 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.

A Mid-supply bypass capacitor, C_{BYPASS}, is not required. The fully differential amplifier does not require a bypass capacitor. Any shift in the mid-supply voltage affects both positive and negative channels equally, thus canceling at the differential output. Removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} can be acceptable when an additional component can be eliminated (see \textsquare{S} 5-17).

The RF-immunity is improved. A fully differential amplifier cancels the noise from RF disturbances much better than the typical audio amplifier.

6.3.2 Fully Differential Amplifier Efficiency and Thermal Information

Class-AB amplifiers are inefficient, primarily because of voltage drop across the output-stage transistors. The two components of this internal voltage drop are the headroom or DC voltage drop that varies inversely to output power, and the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD}. The internal voltage drop multiplied by the average value of the supply current, I_{DD}(avg), determines the internal power dissipation of the amplifier.

Product Folder Links: TPA6211T-Q1

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

13

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see 86-1).




图 6-1. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape, whereas in BTL the current waveform is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. 方程式 1 to 方程式 10 are the basis for calculating amplifier efficiency.

$$\eta_{BTL} = \frac{P_L}{P_{SUP}} \tag{1}$$

where

- η_{BTL} is the efficiency of a BTL amplifier
- P_I is the power delivered to load
- P_{SUP} is the power drawn from power supply

 P_L is calculated with 方程式 2, and V_{LRMS} is calculated with 方程式 3.

$$P_{L} = \frac{V_{LRMS}^{2}}{R_{L}} \tag{2}$$

where

- V_{LRMS} = RMS voltage on BTL load
- R_I is load resistance

$$V_{LRMS} = \frac{V_{P}}{\sqrt{2}} \tag{3}$$

where

V_P is peak voltage on BTL load

Therefore, P_L can be given as 方程式 4.

$$P_{L} = \frac{V_{P}^{2}}{2 \times R_{L}} \tag{4}$$

Product Folder Links: TPA6211T-Q1

P_{SUP} is calculated with 方程式 5.

$$P_{SUP} = V_{DD} \times I_{DD}avg$$
 (5)

where

- V_{DD} is power supply voltge
- I_{DD}avg is average current drawn from the power supply

I_{DD}avg is calculated with 方程式 6.

$$I_{DD}avg = \frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \times \sin(t) \times dt = -\frac{1}{\pi} \times \frac{V_P}{R_L} \times \cos(t)_0^{\pi} = \frac{2 \times V_P}{\pi \times R_L}$$
(6)

Therefore, P_{SUP} can be given as 方程式 7.

$$P_{SUP} = \frac{2 \times V_{DD} \times V_{P}}{\pi \times R_{L}}$$
 (7)

Substituting for P_L and P_{SUP} , 方程式 1 becomes 方程式 8

$$\eta_{BTL} = \frac{\frac{V_P^2}{2 \times R_L}}{\frac{2 \times V_{DD} \times V_P}{\pi \times R_L}} = \frac{\pi \times V_P}{4 \times V_{DD}}$$
(8)

V_P is calculated with 方程式 9.

$$V_{P} = \sqrt{2 \times P_{L} \times R_{L}} \tag{9}$$

And substituting for V_P, η_{BTL} can be calculated with 方程式 10

$$\eta_{BTL} = \frac{\pi \sqrt{2 \times P_L \times R_L}}{4 \times V_{DD}}$$
(10)

A simple formula for calculating the maximum power dissipated (P_{Dmax}) can be used for a differential output application:

$$P_{Dmax} = \frac{2V_{DD}^2}{\pi^2 R_L} \tag{11}$$

表 6-1. Efficiency and Maximum Ambient Temperature vs Output Power

, , , , , , , , , , , , , , , , , , ,									
OUTPUT POWER	EFFICIENCY	INTERNAL DISSIPATION	POWER FROM SUPPLY	MAX AMBIENT TEMPERATURE					
5-V, 3-Ω SYSTEMS									
0.5 W	27.2%	1.34 W	1.84 W	54°C					
1 W	38.4%	1.6 W	2.6 W	35°C					
2.45 W	60.2%	1.62 W	4.07 W	34°C					
3.1 W	67.7%	1.48 W	4.58 W	44°C					
5-V, 4-Ω BTL SYST	EMS								
0.5 W	31.4%	1.09 W	1.59 W	72°C					
1 W	44.4%	1.25 W	2.25 W	60°C					
2 W	62.8%	1.18 W	3.18 W	65°C					

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

15



表 6-1. Efficiency and Maximum Ambient Temperature vs Output Power	(续))
---	-----	---

OUTPUT POWER	EFFICIENCY	INTERNAL DISSIPATION	POWER FROM SUPPLY	MAX AMBIENT TEMPERATURE
2.8 W	74.3%	0.97 W	3.77 W	80°C
5-V, 8-Ω SYSTEMS				
0.5 W	N 44.4% 0.625 W		1.13 W	105°C (limited by maximum ambient temperature specification)
1 W	62.8%	0.592 W	1.6 W	105°C (limited by maximum ambient temperature specification)
1.36 W	73.3%	0.496 W	1.86 W	105°C (limited by maximum ambient temperature specification)
1.7 W	81.9%	0.375 W	2.08 W	105°C (limited by maximum ambient temperature specification)

方程式 10 is used to calculate efficiencies for four different output power levels, see 表 6-1. The efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. The internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 2.8-W audio system with 4- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 3.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. In 方程式 10, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. Given R $_{\theta}$ JA (junction-to-ambient thermal resistance), the maximum allowable junction temperature, and the internal dissipation at 1-W output power with a 4-Ohm load, the maximum ambient temperature can be calculated with $\dot{\tau}$ 程式 12. The maximum recommended junction temperature for the TPA6211T-Q1 device is 150°C.

$$T_A(Max) = T_J(Max) - R_{\theta JA} \times P_D = 150 - 71.7 \times 1.25 = 60$$
°C (12)

方程式 12 shows that the maximum ambient temperature is 60°C at 1-W output power and 4-Ohm load with a 5-V supply.

 \bar{k} 6-1 shows that the thermal performance must be considered when using a Class-AB amplifier to keep junction temperatures in the specified range. The TPA6211T-Q1 device is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. In addition, using speakers with an impedance higher than 4 Ω dramatically increases the thermal performance by reducing the output current.

6.3.3 Differential Output Versus Single-Ended Output

图 6-2 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6211T-Q1 amplifier has differential outputs driving both ends of the load. One of several potential benefits to this configuration is power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground-referenced load. Plugging 2 × V_{O(PP)} into the power equation (方程式 13) yields four-times the output power (as the voltage is squared) from the same supply rail and load impedance (see 方程式 15 and 方程式 16).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$

(13)



$$Power_{(S-E)} = \frac{V_{(rms)}^{2}}{R_{L}} = \frac{\left(\frac{V_{O(PP)}}{2\sqrt{2}}\right)^{2}}{R_{L}} = \frac{V_{O(PP)}^{2}}{8R_{L}}$$
(14)

$$Power_{(Diff)} = \frac{V_{(rms)}^{2}}{R_{L}} = \frac{\left(\frac{2 \times V_{O(PP)}}{2\sqrt{2}}\right)^{2}}{R_{L}} = \frac{V_{O(PP)}^{2}}{2R_{L}}$$
(15)

$$Power_{(Diff)} = 4 \times Power_{(S-E)}$$
(16)




图 6-2. Differential Output Configuration

In a typical automotive application operating at 5 V, bridging raises the power into an 8- Ω speaker from a singled-ended (SE, ground reference) limit of 390 mW to 1.56 W. This is a 6-dB improvement in sound power, or loudness of the sound. In addition to increased power, there are frequency-response concerns. Consider the single-supply SE configuration shown in \bigsig 6-3. A coupling capacitor (C_C) is required to block the DC-offset voltage from the load. This capacitor can be quite large (approximately 33 µF to 1000 µF) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance. This frequency-limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance. This is calculated with 方程式 17.

$$f_{c} = \frac{1}{2\pi R_{L} C_{C}} \tag{17}$$

For example, a 68-μF capacitor with an 8-Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the DC offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

17

Product Folder Links: TPA6211T-Q1 English Data Sheet: SBOS496






图 6-3. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces four-times the output power of the SE configuration.

6.4 Device Functional Modes

The TPA6211T-Q1 device can be put in shutdown mode when asserting SHUTDOWN pin to a logic LOW. While in shutdown mode, the device output stage is turned off and set into high impedance, making the current consumption very low. The device exits shutdown mode when a HIGH logic level is applied to SHUTDOWN pin.

Copyright © 2024 Texas Instruments Incorporated

7 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The TPA6211T-Q1 is a fully-differential amplifier designed to drive a speaker with at least 3- Ω impedance while consuming only 20-mm² total printed-circuit board (PCB) area in most applications.

7.2 Typical Applications

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and supporting power supply decoupling capacitors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors, and typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.


▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker, input resistors.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker.

▼ 7-1 shows a typical application circuit for the TPA6211T-Q1 with a speaker.

7.2.1 Typical Differential Input Application



A. C_(BYPASS) is optional

图 7-1. Typical Differential Input Application Schematic

Typical values are shown in $\frac{1}{2}$ 7-1.

表 7-1. Typical Component Values

COMPONENT	VALUE
R _I	40 kΩ
C _{BYPASS} (1)	0.22 μF
C _S	1 μF
C _I	0.22 μF

(1) C_{BYPASS} is optional.

7.2.1.1 Design Requirements

For this design example, use the parameters listed in $\frac{1}{8}$ 7-2 as the input parameters.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



表 7-2.	Design	Parameters
--------	--------	-------------------

PARAMETER	EXAMPLE VALUE		
Power supply voltage	2.5 V to 5.5 V		
Current	4 mA to 5 mA		
Shutdown	High > 1.55 V		
Siluluowii	Low < 0.5 V		
Speaker	$3~\Omega, 4~\Omega, \text{ or } 8~\Omega$		

7.2.1.2 Detailed Design Procedure

7.2.1.2.1 Resistors (R_I)

The input resistor (R_I) can be selected to set the gain of the amplifier according to 方程式 18.

$$Gain = \frac{R_F}{R_I}$$
 (18)

The internal feedback resistors (R_F) are trimmed to 40 k Ω .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, TI recommends 1%-tolerance resistors or better to optimize performance.

7.2.1.2.2 Bypass Capacitor (CBYPASS) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to V_{DD} / 2. Adding a capacitor filters any noise into this pin, increasing k_{SVR} . C_{BYPASS} also determines the rise time of V_{O+} and V_{O-} when the device exits shutdown. The larger the capacitor, the slower the rise time.

7.2.1.2.3 Input Capacitor (C_I)

The TPA6211T-Q1 device does not require input coupling capacitors when driven by a differential input source biased from 0.5 V to $V_{DD}\,$ - 0.8 V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application, an input capacitor (C_I) is required to allow the amplifier to bias the input signal to the proper DC level. In this case, C_I and R_I form a high-pass filter with the corner frequency defined in 方程式 19.

$$f_{c} = \frac{1}{2\pi R_{l}C_{l}} \tag{19}$$

图 7-2. Input Filter Cutoff Frequency

Product Folder Links: TPA6211T-Q1

The value of C_I is an important consideration, as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R_I is 10 k Ω and the specification calls for a flat bass response down to 100 Hz. 方程式 19 is reconfigured as 方程式 20.

$$C_{I} = \frac{1}{2\pi R_{I} f_{c}} \tag{20}$$

In this example, C_I is 0.16 µF, so the likely choice ranges from 0.22 µF to 0.47 µF. TI recommends the use of ceramic capacitors because they are the best choice in preventing leakage current. When polarized capacitors are used, the positive side of the capacitor faces the amplifier input in most applications. The input DC level is held at V_{DD} / 2, typically higher than the source DC level. Confirming the capacitor polarity in the application is important.

7.2.1.2.4 Band-Pass Filter (R_I , C_I , and C_F)

Having signal filtering beyond the one-pole high-pass filter formed by the combination of C_I and R_I can be desirable. A low-pass filter can be added by placing a capacitor (C_F) between the inputs and outputs, forming a band-pass filter.

An example of when this technique might be used would be in an application where the desirable pass-band range is between 100 Hz and 10 kHz, with a gain of 4 V/V. 方程式 21 to 方程式 28 allow the proper values of C_F and C₁ to be determined.

7.2.1.2.4.1 Step 1: Low-Pass Filter

$$f_{c(LPF)} = \frac{1}{2\pi R_F C_F} \tag{21}$$

$$f_{c(LPF)} = \frac{1}{2\pi 40 k\Omega C_F}$$
 (22)

Therefore,

$$C_{F} = \frac{1}{2\pi40 \text{ k}\Omega \text{ f}_{c(LPF)}}$$
 (23)

Substituting 10 kHz for $f_{c(LPF)}$ and solving for C_F :

$$C_F = 398 \text{ pF}$$
 (24)

7.2.1.2.4.2 Step 2: High-Pass Filter

$$f_{c(HPF)} = \frac{1}{2\pi R_I C_I} \tag{25}$$

Because the application in this case requires a gain of 4 V/V, R_I must be set to 10 kΩ.

Substituting R_I into 方程式 25.

$$f_{c(HPF)} = \frac{1}{2\pi 10 \text{ k}\Omega \text{ C}_{l}}$$
(26)

Product Folder Links: TPA6211T-Q1

Therefore,

21



$$C_{I} = \frac{1}{2\pi 10 \text{ k}\Omega \text{ f}_{c(HPF)}}$$

$$(27)$$

Substituting 100 Hz for f_{c(HPF)} and solving for C_I:

$$C_1 = 0.16 \,\mu\text{F}$$
 (28)

At this point, a first-order band-pass filter has been created with the low-frequency cutoff set to 100 Hz and the high-frequency cutoff set to 10 kHz.

The process can be taken a step further by creating a second-order high-pass filter. This is accomplished by placing a resistor (R_a) and capacitor (C_a) in the input path. R_a must be at least 10 times smaller than R_i ; otherwise its value has a noticeable effect on the gain, as R_a and R_i are in series.

7.2.1.2.4.3 Step 3: Additional Low-Pass Filter

 R_a must be at least ten-times smaller than R_I . Set R_a = 1 k Ω

$$f_{c(LPF)} = \frac{1}{2\pi R_a C_a} \tag{29}$$

Therefore,

$$C_{a} = \frac{1}{2\pi \ 1k\Omega \ f_{c(LPF)}}$$
(30)

Substituting 10 kHz for f_{c(LPF)} and solving for C_a:

$$C_a = 160 \text{ pF}$$
 (31)




图 7-3. Bode Plot


7.2.1.2.5 Decoupling Capacitor (C_S)

The TPA6211T-Q1 device is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power-supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F to 1 μ F, placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a 10- μ F or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

7.2.1.2.6 Using Low-ESR Capacitors


Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

7.2.1.3 Application Curves



7.2.2 Other Application Circuits

图 7-6, 图 7-7, and 图 7-8 show example circuits using the TPA6211T-Q1 device.




A. C_(BYPASS) is optional

图 7-6. Differential Input Application Schematic Optimized With Input Capacitors

English Data Sheet: SBOS496


23





A. $C_{(BYPASS)}$ is optional

图 7-7. Single-Ended Input Application Schematic



A. C_(BYPASS) is optional

图 7-8. Differential Input Application Schematic With Input Bandpass Filter

提交文档反馈 Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TPA6211T-Q1

8 Power Supply Recommendations

The TPA6211T-Q1 device is designed to operate from an input voltage supply range between 2.5 V and 5.5 V. Therefore, the output voltage range of power supply must be within this range and well regulated. The current capability of upper power should not exceed the maximum current limit of the power switch.

8.1 Power Supply Decoupling Capacitor

The TPA6211T-Q1 device requires adequate power supply decoupling to ensure a high efficiency operation with low total harmonic distortion (THD). Place a low equivalent series resistance (ESR) ceramic capacitor, typically 0.1 μ F, as close as possible of the V_{DD} pin. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. TI recommends placing a 2.2- μ F to 10- μ F capacitor on the V_{DD} supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any droop in the supply voltage.

提交文档反馈

25



9 Layout

9.1 Layout Guidelines

Place all the external components close to the TPA6211T-Q1 device. The input resistors need to be close to the device input pins so noise does not couple on the high impedance nodes between the input resistors and the input amplifier of the device. Placing the decoupling capacitors, C_S and C_{BYPASS} , close to the TPA6211T-Q1 device is important for the efficiency of the amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

9.2 Layout Example






图 9-1. TPA6211T-Q1 8-Pin HVSSOP (DGN) Board Layout



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Community Resources

10.3 Trademarks

所有商标均为其各自所有者的财产。

11 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (July 2021) to Revision B (February 2024)	Page
• 更改了"特性"中以下部分下的 器件 HBM ESD 分类等级:符合汽车应用要求	1
Changed the ESD Ratings for HBM to ±2000V	4
Changes from Revision * (March 2020) to Revision A (July 2021)	Page
Updated Thermal Information table	

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

27



www.ti.com 12-Feb-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPA6211TDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	6211Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6211TDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 12-Feb-2024



*All dimensions are nominal

	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	TPA6211TDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0	

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司