

Technical documentation



Support &



ZHCSMZ0A - JANUARY 2021 - REVISED JUNE 2021

具有 1.8V 逻辑电平和闩锁效应抑制的 TMUX7219-Q1 44V 2:1 (SPDT) 精密开关

1 特性

Ŧ

- 符合面向汽车应用的 AEC-Q100 标准
 - 器件温度等级 1:-40°C 至 125°C 的工作环境 温度范围
- 提供功能安全

TEXAS

INSTRUMENTS

- 可帮助进行功能安全系统设计的文档
- 闩锁效应抑制
- 双电源电压范围: ±4.5V 至 ±22V
- 单电源电压范围:4.5V 至 44V
- 低导通电阻:2.1Ω
- 低电荷注入:-10pC
- 高电流支持: 330mA (最大值)
- 兼容 1.8V 逻辑电平
- 失效防护逻辑
- 轨至轨运行
- 双向信号路径
- 先断后合开关

2 应用

- 电动汽车充电站电源模块
- 高级驾驶辅助系统 (ADAS)
- 汽车网关
- 模拟和数字多路复用/多路信号分离
- 汽车音响主机
- 远程信息处理控制单元
- 紧急呼叫 (eCall)
- 信息娱乐系统
- 车身控制模块 (BCM)
- 车身电子装置和照明
- 电池管理系统 (BMS)
- HVAC 控制器模块
- ADAS 域控制器

3 说明

TMUX7219-Q1 是一款具有闩锁效应抑制的互补金属氧 化物半导体 (CMOS) 开关,采用单通道 2:1 (SPDT) 配 置。此器件在单电源(4.5V 至 44V)、双电源(±4.5V 至 ±22V)或非对称电源(例如 V_{DD} = 12V, V_{SS} = -5V)供电时均能正常运行。TMUX7219-Q1 可在源极 (Sx)和漏极 (D)引脚上支持从 V_{SS} 到 V_{DD} 范围的双向 模拟和数字信号。

可以通过控制 EN 引脚来启用或禁用 TMUX7219-Q1。 当禁用时,两个信号路径开关都断开。当启用时,SEL 引脚可用于导通信号路径 1(S1 至 D)或信号路径 2 (S2 至 D)。所有逻辑控制输入均支持 1.8V 到 V_{DD} 的逻辑电平,因此,当器件在有效电源电压范围内运行 时,可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑 电路允许先在控制引脚上施加电压,然后在电源引脚上 施加电压,从而保护器件免受潜在的损害。

TMUX72xx 系列具有闩锁效应抑制特性,可防止器件 内寄生结构之间通常由过压事件引起的大电流不良事 件。闩锁状态通常会一直持续到电源轨关闭为止,并可 能导致器件故障。闩锁效应抑制特性使得 TMUX72xx 系列开关和多路复用器能够在恶劣的环境中使用。

器件信息

HH (1 14.0,						
器件型号	封装	封装尺寸(标称值)				
TMUX7219-Q1	VSSOP (8) (DGK)	3.00mm × 3.00mm				






Table of Contents

1	特性1
	应用1
3	说明1
4	Revision History
	Pin Configuration and Functions
6	Specifications4
	6.1 Absolute Maximum Ratings4
	6.2 ESD Ratings 4
	6.3 Thermal Information4
	6.4 Recommended Operating Conditions5
	6.5 Source or Drain Continuous Current5
	6.6 ±15 V Dual Supply: Electrical Characteristics6
	6.7 ±15 V Dual Supply: Switching Characteristics7
	6.8 ±20 V Dual Supply: Electrical Characteristics9
	6.9 ±20 V Dual Supply: Switching Characteristics 10
	6.10 44 V Single Supply: Electrical Characteristics 12
	6.11 44 V Single Supply: Switching Characteristics13
	6.12 12 V Single Supply: Electrical Characteristics 15
	6.13 12 V Single Supply: Switching Characteristics 16
7	6.14 Typical Characteristics
'	7.1 On-Resistance
	7.2 Off-Leakage Current
	7.3 On-Leakage Current
	7.4 Transition Time
	7.5 t _{ON(EN)} and t _{OFF(EN)}
	7.6 Break-Before-Make
	7.7 t _{ON (VDD)} Time
	7.8 Propagation Delay

	7.9 Charge Injection	.27
	7.10 Off Isolation	
	7.11 Crosstalk	28
	7.12 Bandwidth	28
	7.13 THD + Noise	29
	7.14 Power Supply Rejection Ratio (PSRR)	29
8 I	Detailed Description	.30
	8.1 Overview	30
	8.2 Functional Block Diagram	30
	8.3 Feature Description	.30
	8.4 Device Functional Modes	.32
	8.5 Truth Tables	32
9 /	Application and Implementation	33
1	9.1 Application Information	33
	9.2 Typical Applications	
10	Power Supply Recommendations	.34
	Layout	
	11.1 Layout Guidelines	35
	11.2 Layout Example	
12	Device and Documentation Support	.36
	12.1 Documentation Support	
	12.2 Receiving Notification of Documentation Updates.	
	12.3 支持资源	.36
	12.4 Trademarks	.36
	12.5 Electrostatic Discharge Caution	.36
	12.6 Glossary	.36
13	Mechanical, Packaging, and Orderable	
	Information	36

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision * (January 2021) to Revision A (June 2021)

Page



5 Pin Configuration and Functions




表 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION ⁽²⁾				
NAME	DGK						
D	1	I/O	Drain pin. Can be an input or output.				
S1	2	I/O	Source pin 1. Can be an input or output.				
GND	3	Р	Ground (0 V) reference				
V _{DD}	4	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.				
EN	5	I	Active high logic enable, has internal pull-up resistor. When this pin is low, all switches are turned off. When this pin is high, the SEL logic input determine which switch is turned on.				
SEL	6	I	Logic control input, has internal pull-down resistor. Controls the switch connection as shown in # 8.5.				
V _{SS}	7	Р	Negative power supply. This pin is the most negative power-supply potential. In single-supply applications, this pin can be connected to ground. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{SS} and GND.				
S2	8	I/O	Source pin 2. Can be an input or output.				

(1) I = input, O = output, I/O = input and output, P = power.

(2) Refer to $\ddagger 8.4$ for what to do with unused pins.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ (2)

		MIN	MAX	UNIT
V _{DD} - V _{SS}			48	V
V _{DD}	Supply voltage	- 0.5	48	V
V _{SS}		- 48	0.5	V
V_{SEL} or V_{EN}	Logic control input pin voltage (SEL, EN) ⁽³⁾	- 0.5	48	V
I_{SEL} or I_{EN}	Logic control input pin current (SEL, EN) ⁽³⁾	- 30	30	mA
$V_{S} \text{ or } V_{D}$	Source or drain voltage (Sx, D) ⁽³⁾	V _{SS} - 0.5	V _{DD} +0.5	V
I _{IK}	Diode clamp current ⁽³⁾	- 30	30	mA
$I_S \text{ or } I_{D (CONT)}$	Source or drain continuous current (Sx, D)		I _{DC} + 10 % ⁽⁴⁾	mA
T _A	Ambient temperature	- 55	150	°C
T _{stg}	Storage temperature	- 65	150	°C
TJ	Junction temperature		150	°C
P _{tot}	Total power dissipation ⁽⁵⁾		460	mW

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.

(4) Refer to Source or Drain Continuous Current table for I_{DC} specifications.

(5) For DGK package: P_{tot} derates linearily above $T_A = 70^{\circ}C$ by 6.7mW/°C.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD) Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾			

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Thermal Information

		TMUX7219-Q1	
	THERMAL METRIC ⁽¹⁾	DGK (VSSOP)	UNIT
		8 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	152.1	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	48.4	°C/W
R _{0 JB}	Junction-to-board thermal resistance	73.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.1	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	71.8	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{DD} - V_{SS}$ ⁽¹⁾	Power supply voltage differential	4.5	44	V
V _{DD}	Positive power supply voltage	4.5	44	V
V_{S} or V_{D}	Signal path input/output voltage (source or drain pin) (Sx, D)	V _{SS}	V _{DD}	V
V_{SEL} or V_{EN}	Address or enable pin voltage	0	44	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, D)		I _{DC} ⁽²⁾	mA
T _A	Ambient temperature	- 40	125	°C

(1) V_{DD} and V_{SS} can be any value as long as 4.5 V \leq ($V_{DD} - V_{SS}$) \leq 44 V, and the minimum V_{DD} is met. (2) Refer to *Source or Drain Continuous Current* table for I_{DC} specifications.

6.5 Source or Drain Continuous Current

at supply voltage of $V_{DD} \pm 10\%$, $V_{SS} \pm 10\%$ (unless otherwise noted)

CONTINU	CONTINUOUS CURRENT PER CHANNEL (I _{DC})		T₄ = 85°C	T₄ = 125°C	UNIT
PACKAGE	TEST CONDITIONS	T _A = 25°C	14 - 05 C	1 _A - 123 C	ONT
	+44 V Single Supply ⁽¹⁾	330	210	120	mA
	±15 V Dual Supply	330	210	120	mA
DGK (VSSOP)	+12 V Single Supply	240	160	100	mA
	±5 V Dual Supply	240	160	100	mA
	+5 V Single Supply	180	120	80	mA

(1) Specified for nominal supply voltage only.



6.6 ±15 V Dual Supply: Electrical Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, T_A = 25 ^{\circ}\mathbb{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = - 10 V to +10 V	25°C		2.1	2.9	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			3.8	Ω
△ R _{ON} R _{ON FLAT} R _{ON DRIFT} I _{S(OFF)} I _{D(OFF)} I _{S(ON)} I _{D(ON)} LOGIC INP V _{IH} V _{IL} I _H I _L		Refer to On-Resistance	- 40°C to +125°C			4.5	Ω
		V _S = - 10 V to +10 V	25°C		0.05	0.25	Ω
ΔR_{ON}	On-resistance mismatch between channels	$I_{\rm D} = -10 {\rm mA}$	- 40°C to +85°C			0.3	Ω
R _{ON FLAT} C		Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		V _S = - 10 V to +10 V	25°C		0.5	0.6	Ω
R _{ON FLAT}	On-resistance flatness	I _S = - 10 mA	- 40°C to +85°C			0.7	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.85	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.01		Ω/°C
		V _{DD} = 16.5 V, V _{SS} = - 16.5 V	25°C	- 0.2	0.1	0.2	nA
	Source off leakage current ⁽¹⁾	Switch state is off $V_S = +10 V / - 10 V$ $V_D = -10 V / + 10 V$ Refer to Off-Leakage Current	- 40°C to +85°C	- 2		2	nA
'S(OFF)			- 40°C to +125°C	- 25		25	nA
	Drain off leakage current ⁽¹⁾	V_{DD} = 16.5 V, V_{SS} = - 16.5 V Switch state is off V_{S} = +10 V / - 10 V	25°C	- 2	0.1	2	nA
I			- 40°C to +85°C	- 4		4	nA
'D(OFF)		$V_{\rm D} = -10 \text{ V} / + 10 \text{ V}$ Refer to Off-Leakage Current	- 40°C to +125°C	- 60		60	nA
		V_{DD} = 16.5 V, V_{SS} = -16.5 V Switch state is on V_S = V_D = ±10 V Refer to On-Leakage Current	25°C	- 2	0.1	2	nA
	Channel on leakage current ⁽²⁾		- 40°C to +85°C	- 4		4	nA
U(ON)			- 40°C to +125°C	- 60		60	nA
LOGIC IN	IPUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.005	1	μA
IIL	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER	SUPPLY						
			25°C		30	40	μA
I _{DD}	V _{DD} supply current	V_{DD} = 16.5 V, V_{SS} = - 16.5 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			48	μA
			- 40°C to +125°C			62	μA
			25°C		3	10	μA
I _{SS}	V _{SS} supply current	V _{DD} = 16.5 V, V _{SS} = - 16.5 V Logic inputs = 0 V, 5 V, or V _{DD}	- 40°C to +85°C			15	μA
			- 40°C to +125°C			25	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.7 ±15 V Dual Supply: Switching Characteristics

 $V_{DD} = +15 \text{ V} \pm 10\%, V_{SS} = -15 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, T_A = 25^{\circ}\mathbb{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		120	175	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \text{ pF}$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			190 210 170 185 200 180 195 210 1 195 195 195 195 195 195 195	ns
		V _S = 10 V	25°C		100	170	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			185	ns
		Time	- 40°C to +125°C			200	ns
		V _S = 10 V	25°C		100	180	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			195	ns
		Time	- 40°C to +125°C			210	ns
		V _S = 10 V,	25°C		50		ns
t _{BBM}	Break-before-make time delay	R_L = 300 Ω , C_L = 35 pF	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 100ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	R_L = 300 Ω, C_L = 35 pF	- 40°C to +85°C		0.2		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ Refer to Propagation Delay	25°C		700		ps
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C		- 10		рС
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, $f = 100 \ kHz$ Refer to Off Isolation	25°C		- 75		dB
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, $f = 1 \ MHz$ Refer to Off Isolation	25°C		- 55		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, $f = 100 \ kHz$ Refer to Crosstalk	25°C		- 117		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF \\ V_{S} = 0 \ V, \ f = 1 M Hz \\ Refer to Crosstalk \end{array}$	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$ Refer to Bandwidth	25°C		40		MHz
IL	Insertion loss	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 0 V$, $f = 1 MHz$	25°C		- 0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	$V_{PP} = 0.62 V \text{ on } V_{DD} \text{ and } V_{SS}$ $R_L = 50 \Omega$, $C_L = 5 pF$, f = 1 MHz Refer to ACPSRR	25°C		- 64		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 15 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_{L} = 10 \text{ k}\Omega, C_{L} = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	25°C	C).0005		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		33		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		48		pF



V_{DD} = +15 V ± 10%, V_{SS} = -15 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25 °C (unless otherwise noted)

Typical at	Typical at V_{DD} = +15 V, V_{SS} = -15 V, T_A = 25 °C (unless otherwise noted)						
	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		148		pF



6.8 ±20 V Dual Supply: Electrical Characteristics

 $V_{DD} = +20 \text{ V} \pm 10\%, V_{SS} = -20 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V} \text{ (unless otherwise noted)}$ Typical at $V_{DD} = +20 \text{ V}, V_{SS} = -20 \text{ V}, T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		V _S = - 15 V to +15 V	25°C		1.9	2.7	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			3.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.2	Ω
		V _S = - 15 V to +15 V	25°C		0.04	0.22	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.28	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.3	Ω
		V _S = - 15 V to +15 V	25°C		0.3	0.75	Ω
R _{ON FLAT}	On-resistance flatness	I _S = − 10 mA	- 40°C to +85°C			0.9	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.2	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 0 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.009		Ω/°C
		V _{DD} = 22 V, V _{SS} = - 22 V	25°C	- 2	0.1	2	nA
	Source off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / - 15 V	- 40°C to +85°C	- 5		5	nA
I _{S(OFF)}		$V_D = -15 V / + 15 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 30		30	nA
		V _{DD} = 22 V, V _{SS} = - 22 V	25°C	- 3	0.1	3	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off V _S = +15 V / - 15 V	- 40°C to +85°C	- 10		10	nA
		$V_{\rm D} = -15 \text{ V} / + 15 \text{ V}$ Refer to Off-Leakage Current	- 40°C to +125°C	- 70		70	nA
		V _{DD} = 22 V, V _{SS} = - 22 V	25°C	- 3	0.1	3	nA
IS(ON)	Channel on leakage current ⁽²⁾	Switch state is on V _S = V _D = ±15 V	- 40°C to +85°C	- 10		10	nA
I _{D(ON)}		Refer to On-Leakage Current	- 40°C to +125°C	- 70		70	nA
LOGIC IN	PUTS (SEL / EN pins)						
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.005	1	μA
IIL	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER	SUPPLY						
			25°C		34	44	μA
I _{DD}	V _{DD} supply current	V _{DD} = 22 V, V _{SS} = - 22 V Logic inputs = 0 V, 5 V, or V _{DD}	- 40°C to +85°C			50	μA
		Logic inputs – U V, 5 V, of V _{DD}	- 40°C to +125°C			65	μA
			25°C		4	9	μΑ
I _{SS}	V _{SS} supply current	$V_{DD} = 22 \text{ V}, V_{SS} = -22 \text{ V}$	- 40°C to +85°C			12	μA
		Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +125°C			25	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.9 ±20 V Dual Supply: Switching Characteristics

 V_{DD} = +20 V ± 10%, V_{SS} = - 20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = - 20 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 10 V	25°C		110	175	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \ \Omega$, $C_{L} = 35 \ pF$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			205	ns
		V _S = 10 V	25°C		110	170	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			185	ns
. ,		Time	- 40°C to +125°C			200	ns
		V _S = 10 V	25°C		90	180	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			190	ns
		Time	- 40°C to +125°C			200	ns
		V _S = 10 V,	25°C		55		ns
t _{BBM}	Break-before-make time delay	$R_L = 300 \Omega$, $C_L = 35 pF$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 100ns	25°C		0.18		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \Omega$, $C_L = 35 pF$	- 40°C to +85°C		0.2		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ Refer to Propagation Delay	25°C		715		
Q _{INJ}	Charge injection	$V_D = 0 V, C_L = 1 nF$ Refer to Charge Injection	25°C		- 15		рС
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, f = 100 kHz Refer to Off Isolation	25°C		- 75		dB
O _{ISO}	Off-isolation	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, f = 1 MHz Refer to Off Isolation	25°C	- 55			dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \ \ \Omega \ , \ C_{L} = 5 \ pF \\ V_{S} = 0 \ V, \ f = 100 \ kHz \\ Refer to Crosstalk \end{array}$	25°C		- 117		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, f = 1MHz Refer to Crosstalk	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 0 \ V$, Refer to Bandwidth	25°C		38		MHz
IL	Insertion loss	$R_L = 50 Ω$, $C_L = 5 pF$ V _S = 0 V, f = 1 MHz	25°C		- 0.16		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R_L = 50 Ω , C_L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 63		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 20 \text{ V}, V_{BIAS} = 0 \text{ V}$ $R_L = 10 \text{ k} \Omega, C_L = 5 \text{ pF},$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0005		%
C _{S(OFF)}	Source off capacitance	V _S = 0 V, f = 1 MHz	25°C		32		pF
C _{D(OFF)}	Drain off capacitance	V _S = 0 V, f = 1 MHz	25°C		45		pF



 V_{DD} = +20 V ± 10%, V_{SS} = -20 V ±10%, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +20 V, V_{SS} = -20 V, T_{A} = 25 °C (unless otherwise noted)

Typical at	ypical at $v_{DD} = +20$ v, $v_{SS} = -20$ v, $r_A = 25$ (unless otherwise noted)										
PARAMETER		TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT				
C _{S(ON),} C _{D(ON)}	On capacitance	V _S = 0 V, f = 1 MHz	25°C		146		pF				



6.10 44 V Single Supply: Electrical Characteristics

V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH						
		$V_{\rm S} = 0$ V to 40 V	25°C		2.2	2.8	Ω
R _{ON}	On-resistance	$I_{\rm D} = -10 {\rm mA}$	- 40°C to +85°C			3.6	Ω
		Refer to On-Resistance	- 40°C to +125°C			4.2	Ω
		$V_{S} = 0 V \text{ to } 40 V$	25°C		0.1	0.2	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.3	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		$V_{\rm S} = 0$ V to 40 V	25°C		0.2	1	Ω
R _{ON FLAT}	On-resistance flatness	I _D = - 10 mA	- 40°C to +85°C			1.3	Ω
		Refer to On-Resistance	- 40°C to +125°C			1.5	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 22 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.008		Ω/°C
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	- 8	0.1	8	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = 40 V / 1 V$	- 40°C to +85°C	- 12		12	nA
		$V_D = 1 V / 40 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 40		40	nA
		$V_{DD} = 44 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$	25°C	- 10	0.1	10	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = 40 V / 1 V$	- 40°C to +85°C	- 15		15	nA
		$V_{D} = 1 V / 40 V$ Refer to Off-Leakage Current	- 40°C to +125°C	- 100		100	nA
		V _{DD} = 44 V, V _{SS} = 0 V	25°C	- 10	0.1	10	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 40 V \text{ or } 1 V$	- 40°C to +85°C	- 15		15	nA
·D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 100		100	nA
LOGIC IN	PUTS (SEL / EN pins)					'	
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.005	1	μA
IIL	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	SUPPLY	t					
			25°C		17	50	μA
I _{DD}	V _{DD} supply current	V_{DD} = 44 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			60	μA
			- 40°C to +125°C			75	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.11 44 V Single Supply: Switching Characteristics

 $\label{eq:VDD} \begin{array}{l} V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{GND} = 0 \ \text{V} \ (\text{unless otherwise noted}) \\ \hline \text{Typical at } V_{DD} = +44 \ \text{V}, \ \text{V}_{SS} = 0 \ \text{V}, \ \text{T}_{A} = 25 \ ^{\circ}\text{C} \ \ (\text{unless otherwise noted}) \end{array}$

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 18 V	25°C		120	175	ns
t _{TRAN}	Transition time from control input	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$	- 40°C to +85°C			190	ns
		Refer to Transition Time	- 40°C to +125°C			205	ns
		V _S = 18 V	25°C		120	168	ns
t _{ON (EN)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			185	ns
		Time	- 40°C to +125°C			195	ns
		V _S = 18 V	25°C		120	180	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			200	ns
		Time	- 40°C to +125°C			205	ns
		V _S = 18 V,	25°C		45		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \ \Omega, C_{L} = 35 \text{ pF}$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V rise time - 1us	25°C		0.15		ms
T _{ON (VDD)}	Device turn on time	V_{DD} rise time = 1µs R _L = 300 Ω, C _L = 35 pF	- 40°C to +85°C		0.17		ms
	(V _{DD} to output)	Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.17		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ Refer to Propagation Delay	25°C	930			
Q _{INJ}	Charge injection	$V_D = 22 V, C_L = 1 nF$ Refer to Charge Injection	25°C		- 16		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Off Isolation	25°C		- 75		dB
O _{ISO}	Off-isolation	$ \begin{array}{c} R_{L} = 50 \ \Omega \ , \ C_{L} = 5 \ pF \\ V_{S} = 6 \ V, \ f = 1 \ MHz \\ Refer to \ Off \ Isolation \end{array} \begin{array}{c} 25^{\circ}C \\ & -55 \end{array} $			dB		
X _{TALK}	Crosstalk	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Crosstalk	25°C		- 117		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \ \Omega \ , C_{L} = 5 \ pF \\ V_{S} = 6 \ V, \ f = 1MHz \\ Refer to Crosstalk \end{array}$	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		37		MHz
IL	Insertion loss	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 6 \ V$, $f = 1 \ MHz$	25°C		- 0.18		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C		- 60		dB
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 22 \text{ V}, V_{BIAS} = 22 \text{ V}$ $R_{L} = 10 \text{ k} \Omega, C_{L} = 5 \text{ pF},$ f = 20 Hz to 20 HHz Refer to THD + Noise	$V_{PP} = 22 \text{ V}, \text{ V}_{\text{BIAS}} = 22 \text{ V}$ $R_{L} = 10 \text{ k} \Omega, \text{ C}_{L} = 5 \text{ pF},$ $= 20 \text{ Hz to } 20 \text{ kHz}$ 25°C 0.0004			%	
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		34		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		48		pF



 V_{DD} = +44 V, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +44 V, V_{SS} = 0 V, T_A = 25 $^\circ \! {\rm C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		146		pF



6.12 12 V Single Supply: Electrical Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted)

Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
ANALOG	SWITCH	I					
		$V_{S} = 0 V \text{ to } 10 V$	25°C		4.6	6	Ω
R _{ON}	On-resistance	I _D = - 10 mA	- 40°C to +85°C			7.5	Ω
		Refer to On-Resistance	- 40°C to +125°C			8.4	Ω
		$V_{S} = 0 V \text{ to } 10 V$	25°C		0.08	0.2	Ω
ΔR_{ON}	On-resistance mismatch between channels	I _D = - 10 mA	- 40°C to +85°C			0.32	Ω
		Refer to On-Resistance	- 40°C to +125°C			0.35	Ω
		V _S = 0 V to 10 V	25°C		1.2	2	Ω
R _{ON FLAT}	On-resistance flatness	I _S = - 10 mA	- 40°C to +85°C			2.2	Ω
		Refer to On-Resistance	- 40°C to +125°C			2.4	Ω
R _{ON DRIFT}	On-resistance drift	V _S = 6 V, I _S = - 10 mA Refer to On-Resistance	- 40°C to +125°C		0.017		Ω/°C
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 1	0.1	1	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	Switch state is off $V_S = 10 V / 1 V$	- 40°C to +85°C	- 3		3	nA
0(0.1)		V _D = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 25		25	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 2	0.1	2	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch state is off $V_S = 10 V / 1 V$	- 40°C to +85°C	- 4		4	nA
D(OIT)		V _D = 1 V / 10 V Refer to Off-Leakage Current	- 40°C to +125°C	- 60		60	nA
		V _{DD} = 13.2 V, V _{SS} = 0 V	25°C	- 2	0.1	2	nA
I _{S(ON)} I _{D(ON)}	Channel on leakage current ⁽²⁾	Switch state is on $V_S = V_D = 10 V \text{ or } 1 V$	- 40°C to +85°C	- 4		4	nA
·D(ON)		Refer to On-Leakage Current	- 40°C to +125°C	- 60		60	nA
LOGIC IN	PUTS (SEL / EN pins)		1				
V _{IH}	Logic voltage high		- 40°C to +125°C	1.3		44	V
V _{IL}	Logic voltage low		- 40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		- 40°C to +125°C		0.005	1	μA
IIL	Input leakage current		- 40°C to +125°C	- 1	- 0.005		μA
C _{IN}	Logic input capacitance		- 40°C to +125°C		3		pF
POWER S	SUPPLY						
			25°C		10	35	μA
I _{DD}	V _{DD} supply current	V_{DD} = 13.2 V, V_{SS} = 0 V Logic inputs = 0 V, 5 V, or V_{DD}	- 40°C to +85°C			45	μA
			- 40°C to +125°C			55	μA

(1) When V_S is positive, V_D is negative, or when V_S is negative, V_D is positive.

(2) When V_S is at a voltage potential, V_D is floating, or when V_D is at a voltage potential, V_S is floating.



6.13 12 V Single Supply: Switching Characteristics

 V_{DD} = +12 V ± 10%, V_{SS} = 0 V, GND = 0 V (unless otherwise noted) Typical at V_{DD} = +12 V, V_{SS} = 0 V, T_A = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T _A	MIN	TYP	MAX	UNIT
		V _S = 8 V	25°C		180	185	ns
t _{TRAN}	Transition time from control input	$R_{L} = 300 \Omega$, $C_{L} = 35 pF$	- 40°C to +85°C			215	ns
		Refer to Transition Time	- 40°C to +125°C			235	ns
		V _S = 8 V	25°C		120	180	ns
t _{on (en)}	Turn-on time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			210	ns
		Time	- 40°C to +125°C			230	ns
		V _S = 8 V	25°C		130	210	ns
t _{OFF (EN)}	Turn-off time from enable	$R_L = 300 \ \Omega$, $C_L = 35 \text{ pF}$ Refer to Turn-on and Turn-off	- 40°C to +85°C			235	ns
		Time	- 40°C to +125°C			250	ns
		V _S = 8 V,	25°C		40		ns
t _{BBM}	Break-before-make time delay	$R_{L} = 300 \ \Omega, C_{L} = 35 \text{ pF}$	- 40°C to +85°C	1			ns
		Refer to Break-Before-Make	- 40°C to +125°C	1			ns
		V _{DD} rise time = 100ns	25°C		0.19		ms
T _{ON (VDD)}	Device turn on time (V _{DD} to output)	$R_L = 300 \ \Omega, C_L = 35 \text{ pF}$	- 40°C to +85°C		0.2		ms
		Refer to Turn-on (VDD) Time	- 40°C to +125°C		0.2		ms
t _{PD}	Propagation delay	$R_L = 50 \ \Omega$, $C_L = 5 pF$ Refer to Propagation Delay	25°C		740		
Q _{INJ}	Charge injection	$V_D = 6 V, C_L = 1 nF$ Refer to Charge Injection	25°C		- 6		рС
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 100 kHz$ Refer to Charge Injection	25°C		- 75		dB
O _{ISO}	Off-isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$, $f = 1 MHz$ Refer to Off Isolation	25°C		- 55		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega$, $C_L = 5 \ pF$ $V_S = 6 \ V$, $f = 100 \ kHz$ Refer to Crosstalk	25°C		- 117		dB
X _{TALK}	Crosstalk	$\begin{array}{l} R_{L} = 50 \ \ \Omega \ , \ C_{L} = 5 \ pF \\ V_{S} = 6 \ V, \ f = 1MHz \\ Refer to Crosstalk \end{array}$	25°C		- 106		dB
BW	- 3dB Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ $V_S = 6 V$ Refer to Bandwidth	25°C		42		MHz
L	Insertion loss	$R_L = 50 \ \Omega$, $C_L = 5 \text{ pF}$ $V_S = 6 \text{ V}, \text{ f} = 1 \text{ MHz}$	25°C		- 0.3		dB
ACPSRR	AC Power Supply Rejection Ratio	V_{PP} = 0.62 V on V_{DD} and V_{SS} R _L = 50 Ω , C _L = 5 pF, f = 1 MHz Refer to ACPSRR	25°C	- 65		dB	
THD+N	Total Harmonic Distortion + Noise	$V_{PP} = 6 V, V_{BIAS} = 6 V$ $R_{L} = 10 k \Omega, C_{L} = 5 pF,$ f = 20 Hz to 20 kHz Refer to THD + Noise	25°C		0.0009		%
C _{S(OFF)}	Source off capacitance	V _S = 6 V, f = 1 MHz	25°C		38		pF
C _{D(OFF)}	Drain off capacitance	V _S = 6 V, f = 1 MHz	25°C		56		pF




 $\label{eq:VDD} \begin{array}{l} V_{DD} = +12 \ V \pm 10\%, \ V_{SS} = 0 \ V, \ GND = 0 \ V \ (unless \ otherwise \ noted) \\ \hline Typical \ at \ V_{DD} = +12 \ V, \ V_{SS} = 0 \ V, \ T_A = 25 \ ^{\circ}\!\! C \ \ (unless \ otherwise \ noted) \end{array}$

	PARAMETER	TEST CONDITIONS T _A			TYP	MAX	UNIT
C _{S(ON)} , C _{D(ON)}	On capacitance	V _S = 6 V, f = 1 MHz	25°C		150		pF




6.14 Typical Characteristics

at $T_A = 25^{\circ}C$













at $T_A = 25^{\circ}C$












at $T_A = 25^{\circ}C$





7 Parameter Measurement Information

7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. A 7-1 shows the measurement setup used to measure R_{ON} . Voltage (V) and current (I_{SD}) are measured using the following setup, where R_{ON} is computed as $R_{ON} = V / I_{SD}$:




图 7-1. On-Resistance

7.2 Off-Leakage Current


There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current.
- 2. Drain off-leakage current.

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

图 7-2 shows the setup used to measure both off-leakage currents.







7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. [8] 7-3 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




图 7-3. On-Leakage Measurement Setup

7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 90% after the address signal has risen or fallen past the logic threshold. The 90% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. [m] 7-4 shows the setup used to measure transition time, denoted by the symbol t_{TRANSITION}.




图 7-4. Transition-Time Measurement Setup



7.5 t_{ON(EN)} and t_{OFF(EN)}

Turn-on time is defined as the time taken by the output of the device to rise to 90% after the enable has risen past the logic threshold. The 90% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. $\boxed{8}$ 7-5 shows the setup used to measure turn-on time, denoted by the symbol $t_{ON(FN)}$.

Turn-off time is defined as the time taken by the output of the device to fall to 10% after the enable has fallen past the logic threshold. The 10% measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. $\boxed{8}$ 7-5 shows the setup used to measure turn-off time, denoted by the symbol t_{OFF(EN)}.




图 7-5. Turn-On and Turn-Off Time Measurement Setup

7.6 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. $\boxed{8}$ 7-6 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




图 7-6. Break-Before-Make Delay Measurement Setup



7.7 t_{ON (VDD)} Time

The $t_{ON (VDD)}$ time is defined as the time taken by the output of the device to rise to 90% after the supply has risen past the supply threshold. The 90% measurement is used to provide the timing of the device turning on in the system. \boxtimes 7-7 shows the setup used to measure turn on time, denoted by the symbol $t_{ON (VDD)}$.




图 7-7. t_{ON (VDD)} Time Measurement Setup

7.8 Propagation Delay

Propagation delay is defined as the time taken by the output of the device to rise or fall 50% after the input signal has risen or fallen past the 50% threshold. $\boxed{8}$ 7-8 shows the setup used to measure propagation delay, denoted by the symbol t_{PD}.




图 7-8. Propagation Delay Measurement Setup



7.9 Charge Injection

The TMUX7219-Q1 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . \boxtimes 7-9 shows the setup used to measure charge injection from source (Sx) to drain (D).




图 7-9. Charge-Injection Measurement Setup

7.10 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. \mathbb{R} 7-10 shows the setup used to measure, and the equation used to calculate off isolation.




图 7-10. Off Isolation Measurement Setup

Off Isolation =
$$20 \cdot Log\left(\frac{V_{OUT}}{V_S}\right)$$

Copyright © 2021 Texas Instruments Incorporated

(1)



7.11 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. 37-11 shows the setup used to measure, and the equation used to calculate crosstalk.




图 7-11. Crosstalk Measurement Setup

7.12 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. $\boxed{8}$ 7-12 shows the setup used to measure bandwidth.




图 7-12. Bandwidth Measurement Setup



7.13 THD + Noise

The total harmonic distortion (THD) of a signal is a measurement of the harmonic distortion, and is defined as the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency at the mux output.

The on-resistance of the device varies with the amplitude of the input signal and results in distortion when the drain pin is connected to a low-impedance load. Total harmonic distortion plus noise is denoted as THD + N.





图 7-13. THD + N Measurement Setup

7.14 Power Supply Rejection Ratio (PSRR)

PSRR measures the ability of a device to prevent noise and spurious signals that appear on the supply voltage pin from coupling to the output of the switch. The DC voltage on the device supply is modulated by a sine wave of 620 mV_{PP}. The ratio of the amplitude of signal on the output to the amplitude of the modulated signal is the ACPSRR. A high ratio represents a high degree of tolerance to supply rail variation.

This helps stabilize the supply and immediately filter as much of the supply noise as possible.







8 Detailed Description

8.1 Overview

The TMUX7219-Q1 is a 2:1, 1-channel switch. Each input is turned on or turned off based on the state of the select line and enable pin.

8.2 Functional Block Diagram

8-1 shows the functional block diagram of the TMUX7219-Q1.




图 8-1. TMUX7219-Q1 Functional Block Diagram

8.3 Feature Description

8.3.1 Bidirectional Operation

The TMUX7219-Q1 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

8.3.2 Rail-to-Rail Operation

The valid signal path input and output voltage for TMUX7219-Q1 ranges from V_{SS} to V_{DD}.

8.3.3 1.8 V Logic Compatible Inputs

The TMUX7219-Q1 has 1.8 V logic compatible control for all logic control inputs. 1.8 V logic level inputs allows the device to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to *Simplifying Design with 1.8 V logic Muxes and Switches*.

8.3.4 Fail-Safe Logic

The TMUX7219-Q1 supports Fail-Safe Logic on the control input pins (EN, SEL) allowing for operation up to 44 V above ground, regardless of the state of the supply pins. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the logic input pins of the TMUX7219-Q1 to be ramped to +44 V while V_{DD} and V_{SS} = 0 V. The logic control inputs are protected against positive faults of up to +44 V in powered-off condition, but do not offer protection against negative overvoltage conditions.



8.3.5 Latch-Up Immune

Latch-Up is a condition where a low impedance path is created between a supply pin and ground. This condition is caused by a trigger (current injection or overvoltage), but once activated, the low impedance path remains even after the trigger is no longer present. This low impedance path may cause system upset or catastrophic damage due to excessive current levels. The Latch-Up condition typically requires a power cycle to eliminate the low impedance path.

The TMUX72xx-Q1 family of devices are constructed on Silicon on Insulator (SOI) based process where an oxide layer is added between the PMOS and NMOS transistor of each CMOS switch to prevent parasitic structures from forming. The oxide layer is also known as an insulating trench and prevents triggering of latch up events due to overvoltage or current injections. The latch-up immunity feature allows the TMUX72xx-Q1 family of switches and multiplexers to be used in harsh environments.

8.3.6 Ultra-Low Charge Injection

The TMUX7219-Q1 has a transmission gate topology, as shown in 🛽 8-2. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 8-2. Transmission Gate Topology

The TMUX7219-Q1 contains specialized architecture to reduce charge injection on the source (Sx). To further reduce charge injection in a sensitive application, a compensation capacitor (Cp) can be added on the drain (D). This will ensure that excess charge from the switch transition will be pushed into the compensation capacitor on the drain (D) instead of the source (Sx). As a general rule of thumb, Cp should be $20 \times$ larger than the equivalent load capacitance on the source (Sx). [8] 8-3 shows charge injection variation with source voltage with different compensation capacitors on the drain side.




图 8-3. Charge Injection Compensation



8.4 Device Functional Modes

When the EN pin of the TMUX7219-Q1 is pulled high, one of the switches is closed based on the state of the SEL pin. When the EN pin is pulled low, both of the switches are in an open state regardless of the state of the SEL pin. The control pins can be as high as 44 V.

The TMUX7219-Q1 can be operated without any external components except for the supply decoupling capacitors. The EN pin has an internal pull-up resistor of 4 M Ω and SEL pin has internal pull-down resistor of 4 M Ω . If unused, EN pin must be tied to V_{DD} and SEL pin must be tied to GND in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (S1, S2, or D) should be connected to GND.

8.5 Truth Tables

8-1 show the truth tables for the TMUX7219-Q1.

EN	SEL	Selected Source Connected To Drain (D) Pin
0	X ⁽¹⁾	All sources are off (HI-Z)
1	0	S1
1	1	S2

表 8-1. TMUX7219-Q1 Truth Table

(1) X denotes *don't care*.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

TMUX7219-Q1 is part of the precision switches and multiplexers family of devices. TMUX7219-Q1 offers low RON, low on and off leakage currents and ultra-low charge injection performance. These properties make TMUX7219-Q1 ideal for implementing high precision industrial systems requiring selection of one of two inputs or outputs.

9.2 Typical Applications

9.2.1 PWM Signal Generation (EV Charging Station)

One application of the TMUX7219-Q1 is in Electric Vehicle Service Equipment (EVSE). The EVSE is a system that monitors and controls the high voltage power path from the grid to the vehicle. One key feature of an EVSE is the pilot signal wire communication support that requires a 1-kHz, ±12-V PWM signal to be transmitted down the length of the charger cable to the vehicle.

The TMUX7219-Q1 can be used to generate 1kHz ±12V PWM signal for EVSE control pilot. A 1 kHz square wave at ± 12 V generated by the EVSE on the control pilot line is used to detect the presence of the vehicle. communicate the maximum allowable charging current, and control charging.

9-1 shows the TMUX7219-Q1 configured for PWM signal generation for EVSE control pilot.




图 9-1. PWM Signal Generation (EV Charging Station)

9.2.2 Design Requirements

For the design example, use the parameters listed in $\frac{1}{5}$ 9-1.

表 9-1. Design Parameters									
PARAMETERS	VALUES								
Supply (V _{DD})	12 V								
Supply (V _{SS})	-12 V								
MUX I/O signal range	-12 V to 12 V (Rail-to-Rail)								
Control logic thresholds	1.8 V compatiable (up to V _{DD})								
EN	EN pulled high to enable the switch								

事 9_1 Docian Paramotors



9.2.3 Detailed Design Procedure

The application shown in [8] 9-1 demonstrates how to generate a $\pm 12V$ PWM signal that is created by toggling the TMUX7219-Q1. This PWM signal generated by the EVSE on the control pilot line signals to the car the available current of the charger, and the car will respond with a charging status. This handshake results in a safe method for supplying power to vehicle. The TMUX7219-Q1 can support 1.8 V logic signals on the control input, allowing the device to interface with low logic controls of an FPGA or MCU. The TMUX7219-Q1 can be operated without any external components except for the supply decoupling capacitors. The select pin has an internal pull-down resistor to prevent floating input logic. All inputs to the switch must fall within the recommend operating conditions of the TMUX7219-Q1 including signal range and continuous current. For this design with a positive supply of 12 V on V_{DD}, and negative supply of -12 V on V_{SS}, the signal range can be 12 V to -12 V. The max continuous current (I_{DC}) can be up to 330 mA as shown in the *Recommended Operating Conditions table* for wide-range current measurement.

10 Power Supply Recommendations

The TMUX7219-Q1 operates across a wide supply range of of ±4.5 V to ±22 V (4.5 V to 44 V in single-supply mode). The device also performs well with asymmetrical supplies such as V_{DD} = 12 V and V_{SS} = -5 V.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the supply rails to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μ F to 10 μ F at both the V_{DD} and V_{SS} pins to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground and power planes. Always ensure the ground (GND) connection is established before supplies are ramped.



11 Layout

11.1 Layout Guidelines

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self – inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. [X] 11-1 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.





图 11-1. Trace Example


Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, through-hole pins are not recommended at high frequencies.

图 11-2 illustrates an example of a PCB layout with the TMUX7219-Q1. Some key considerations are:

- Decouple the supply pins with a 0.1-µF and 1 µF capacitor, placed lowest value capacitor as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the supply voltage.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.
- Using multiple vias in parallel will lower the overall inductance and is beneficial for connection to ground planes.

11.2 Layout Example







12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

- · Texas Instruments, Improve Stability Issues with Low CON Multiplexers application brief
- · Texas Instruments, Improving Signal Measurement Accuracy in Automated Test Equipment application brief
- Texas Instruments, *Multiplexers and Signal Switches Glossary* application report
- Texas Instruments, QFN/SON PCB Attachment application report
- Texas Instruments, Quad Flatpack No-Lead Logic Packages application report
- Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches application brief
- Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers application report
- Texas Instruments, TMUX7219-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA functional safety FIT rate, FMD and Pin-FMA

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改TI 针对TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX7219DGKRQ1	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	X219 Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF TMUX7219-Q1 :

• Catalog : TMUX7219

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX7219DGKRQ1	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

4-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX7219DGKRQ1	VSSOP	DGK	8	2500	366.0	364.0	50.0

DGK0008A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



DGK0008A

EXAMPLE BOARD LAYOUT

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown

on this view. It is recommended that vias under paste be filled, plugged or tented.

9. Size of metal pad may vary due to creepage requirement.



DGK0008A

EXAMPLE STENCIL DESIGN

[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司