

具有过压检测和保护功能的 TMUX1072 双通道 2:1 模拟多路复用器

1 特性

- 电源电压范围为 2.3V 至 5.5V
- 关断保护：当 $V_{CC} = 0V$ 时，I/O 引脚处于高阻抗状态
- 借助故障指示引脚进行 6V 过压和过热检测
- 通用引脚上具有 18V 过压保护 (OVP)
- 支持高于 V_{CC} 且高达 5.5V 的信号
- 低至 6Ω 的 R_{ON}
- 典型带宽为 1.2GHz
- 典型 C_{ON} 为 4.5pF
- 低功耗禁用模式
- 1.8V 兼容型逻辑输入
- ESD 保护性能超出 JESD22 标准
 - 2000V 人体放电模型 (HBM)
- 提供小型 2.00mm x 1.70mm QFN 封装

2 应用

- 数据采集 (DAQ)**
- 现场仪器
- 视频监控
- HVAC 系统
- 后置摄像头

3 说明

TMUX1072 是一款高速双通道 2:1 模拟开关，具有集成的高压检测和断电保护功能。该器件是一款双向器件，可用作 2:1 或 1:2 开关，同时支持高于 V_{CC} （最高可达 5.5V）的信号。


TMUX1072 的 I/O 引脚上的保护功能可承受最高 18V 的电压，并配备自动关闭电路，以防止开关后面的系统组件受损。该保护功能用于电源定序。系统中的某些电路板可能会在其他电路板准备好接收信号之前通电。该器件可检测过压和过热事件，并通过 \overline{FLT} 引脚提供开漏输出信号。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
TMUX1072	UQFN (12)	2.00mm x 1.70mm
	VSSOP (10)	3.00mm x 5.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化原理图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

目录

1 特性	1
2 应用	1
3 说明	1
4 修订历史记录	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 ESD Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Dynamic Characteristics	8
6.7 Timing Requirements	8
6.8 Typical Characteristics	9
7 Parameter Measurement Information	10
8 Detailed Description	14
8.1 Overview	14
8.2 Functional Block Diagram	14
8.3 Feature Description	15
8.4 Device Functional Modes	16
9 Application and Implementation	17
9.1 Application Information	17
9.2 Typical Application	17
10 Power Supply Recommendations	18
11 Layout	18
11.1 Layout Guidelines	18
11.2 Layout Example	19
12 器件和文档支持	20
12.1 文档支持	20
12.2 接收文档更新通知	20
12.3 社区资源	20
12.4 商标	20
12.5 静电放电警告	20
12.6 Glossary	20
13 机械、封装和可订购信息	20

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (June 2019) to Revision C	Page
• 已添加 Typical Characteristics curves for AC parameters	9
• Added the <i>Application Curves</i> section	18

Changes from Revision A (August 2018) to Revision B	Page
• 将特性从“通用引脚上具有 0V 至 18V 过压保护 (OVP)”更改为“通用引脚上具有 0V 至 6V 过压保护 (OVP)”	1

Changes from Original (April 2018) to Revision A	Page
• 将器件状态从预告信息 更改为生产数据	1

5 Pin Configuration and Functions



Pin Functions

PIN			I/O	DESCRIPTION
NAME	RUT	DGS		
SEL1	1	1	I	Switch select 1
NO1	2	2	I/O	Signal path NO1
GND	3	3	GND	Ground
NO2	4	4	I/O	Signal path NO2
SEL2	5	5	I	Switch select 2
OE	6	-	I	Output enable (Active low)
COM2	7	6	I/O	Common signal path 2
NC2	8	7	I/O	Signal path NC2
VCC	9	8	PWR	Supply Voltage
NC1	10	9	I/O	Signal path NC1
COM1	11	10	I/O	Common signal path 1
FLT	12	-	O	Fault indicator output pin (Active low) - open drain. If feature is unused, pin may be left floating or connected to ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage ⁽³⁾	-0.5	6	V
V _{I/O}	Input/Output DC voltage (COM1, COM2) ⁽³⁾	-0.5	20	V
	Input/Output DC voltage (NC1, NO1, NC2, NO2) ⁽³⁾	-0.5	6	V
V _I	Digital input voltage (SEL1, SEL2, \overline{OE})	-0.5	6	V
V _O	Digital output voltage (\overline{FLT})	-0.5	6	V
I _K	Input-output port diode current (COM1, COM2, NC1, NO1, NC2, NO2)	V _{IN} < 0	-50	mA
I _{IK}	Digital logic input clamp current (SEL1, SEL2, \overline{OE}) ⁽³⁾	V _I < 0	-50	mA
I _{CC}	Continuous current through VCC		100	mA
I _{GND}	Continuous current through GND		-100	mA
T _{stg}	Storage temperature	-65	150	°C
T _J	Operating Junction Temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	5.5	V
V _{I/O}		COM1, COM2	0	18
		(NC1, NO1, NC2, NO2)	0	5.5
I _{I/O}	Analog input/output	COM1, COM2	-50	50
		(NC1, NO1, NC2, NO2)	-50	50
V _I	Digital input voltage	SEL1, SEL2, \overline{OE}	0	5.5
V _O	Digital output voltage	\overline{FLT}	0	5.5
I _{I/O}	Analog input/output port continuous current	(COM1, COM2, NC1, NO1, NC2, NO2)	-50	50
I _{OL}	Digital output current			mA
T _A	Operating free-air temperature		-40	125
T _J	Junction temperature		-40	125

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TMUX1072		UNIT	
	RUT (UQFN)	DGS (VSSOP)		
	12 PINS	10 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	127	175	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	55.5	61.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	67.7	96.9	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.6	8.2	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	67.3	95.1	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

T_A = –40°C to +125°C , V_{CC} = 2.3 V to 5.5 V, GND = 0V, Typical values are at V_{CC} = 3.3 V, T_A = 25°C, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
V _{CC}	Power supply voltage	2.3	5.5		V
I _{CC}	Active supply current	OE = 0 V SEL1, SEL2 = 0 V, 1.8 V or V _{CC} 0 V < V _{I/O} < 3.6 V	75	110	µA
	Supply current during OVP condition	OE = 0 V SEL1, SEL2 = 0 V, 1.8 V or V _{CC} V _{I/O} > V _{POS_THLD}	65	98	µA
I _{CC_PD} ⁽¹⁾	Standby powered down supply current	OE = 1.8 V or V _{CC} SEL1 = 0 V, 1.8 V, or V _{CC} SEL2 = 0 V, 1.8 V, or V _{CC}	3	10	µA
UVLO	Under Voltage Lock Out	V _{CC} = rising and falling	1.65		V
DC Characteristics					
R _{ON}	ON-state resistance	V _{I/O} = 0 V to V _{CC} I _{SINK} = 8 mA Refer to ON-State Resistance Figure	6	18	Ω
ΔR _{ON}	ON-state resistance match between channels	V _{I/O} = 0 V to V _{CC} I _{SINK} = 8 mA Refer to ON-State Resistance Figure	0.07	0.5	Ω
R _{ON (FLAT)}	ON-state resistance flatness	V _{I/O} = 0 V to V _{CC} I _{SINK} = 8 mA Refer to ON-State Resistance Figure	2.5	7	Ω

(1) Not tested for DGS package due to absence of FLT and OE pin.

Electrical Characteristics (continued)

$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V , $\text{GND} = 0\text{V}$, Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{OFF} I/O pin OFF leakage current	$V_{COM1/2} = 0\text{ V}$ to 5.5 V ⁽²⁾ $V_{CC} = 2.3\text{ V}$ to 5.5 V $V_{NC1/2}$ or $V_{NO1/2} = 5.5\text{ V}$ or 0 V Refer to Off Leakage Figure		3.6	10	μA
	$V_{COM1/2} = 5.5\text{ V}$ ⁽²⁾ $V_{CC} = 5.5\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 5.5\text{ V}$ Refer to Off Leakage Figure		3		μA
	$V_{COM1/2} = 3.6\text{ V}$ ⁽²⁾ $V_{CC} = 3.3\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 3.6\text{ V}$ Refer to Off Leakage Figure		2		μA
	$V_{COM1/2} = 5.5\text{ V}$ $V_{CC} = 0\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 5.5\text{ V}$ Refer to Off Leakage Figure		15		μA
	$V_{COM1/2} = 3.6\text{ V}$ $V_{CC} = 0\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 3.6\text{ V}$ Refer to Off Leakage Figure		10		μA
	$V_{COM1/2} = 1\text{ V}$ $V_{CC} = 0\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 1\text{ V}$ Refer to Off Leakage Figure		2		μA
I_{ON} ON leakage current	$V_{COM1/2} = 18\text{ V}$ $V_{CC} = 0\text{ V}, 5.5\text{ V}$ $V_{NC1/2}$ or $V_{NO1/2} = 0\text{ V}$ Refer to Off Leakage Figure	165	185		μA
	$V_{COM1/2} = 5.5\text{ V}$ $V_{CC} = 5.5\text{ V}$ $V_{NC1/2}$ and $V_{NO1/2}$ = high-Z Refer to On Leakage Figure	1.2	3.5		μA
	$V_{COM1/2} = 0\text{ V}$ to 5.5 V $V_{CC} = 2.3\text{--}5.5\text{ V}$ $V_{NC1/2}$ and $V_{NO1/2}$ = high-Z Refer to On Leakage Figure		11.5		μA
Digital Characteristics					
V_{IH}	Input logic high	SEL1, SEL2, \overline{OE}	1.45		V
V_{IL}	Input logic low	SEL1, SEL2, \overline{OE}		0.5	V
V_{OL}	Output logic low	\overline{FLT} $I_{OL} = 3\text{ mA}$		0.3	V
I_{IH}	Input high leakage current	SEL1, SEL2, $\overline{OE} = 1.8\text{ V}$, V_{CC}	-1	2	μA
I_{IL}	Input low leakage current	SEL1, SEL2, $\overline{OE} = 0\text{ V}$	-1	± 0.2	μA
R_{PD}	Internal pull-down resistor on digital input pins	SEL1, SEL2	6	12	$M\Omega$
		\overline{OE}	3	6	$M\Omega$
C_I ⁽³⁾	Digital input capacitance	SEL1, SEL2 = 0 V , 1.8 V or V_{CC} $f = 1\text{ MHz}$	8		pF
Protection and Detection					
V_{OVP_TH}	OVP positive threshold		5.55	5.8	6.0
V_{OVP_HYST} ⁽³⁾	OVP threshold hysteresis		40	100	300
					mV

(2) Not tested on COM1/2 pins for DGS package due to the absence of OE pin

(3) Specified by design, not tested in production.

Electrical Characteristics (continued)

$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V , GND = 0V, Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_{SD_HYST}^{(3)}$	Thermal Shutdown Hysteresis		3	8	$^\circ\text{C}$
$T_{OTD_TH}^{(3)}$	Overtemperature detection threshold		135	165	$^\circ\text{C}$
$V_{CLAMP_V}^{(3)}$	Maximum voltage to appear on NC1/2 and NO1/2 pins during OVP scenario	$V_{COM1/2} = 0$ to 18 V t_{RISE} and $t_{FALL}(10\% \text{ to } 90\%) = 100\text{ ns}$ $R_L = \text{Open}$ Switch on or off $OE = 0\text{ V}$	0	9.6	V
		$V_{COM1/2} = 0$ to 18 V t_{RISE} and $t_{FALL}(10\% \text{ to } 90\%) = 100\text{ ns}$ $R_L = 50\Omega$ Switch on or off $OE = 0\text{ V}$	0	9.0	V
$t_{EN_OVP}^{(3)}$	OVP enable time	$R_{PU} = 10\text{ k}\Omega$ to VCC (\overline{FLT}) $C_L = 35\text{ pF}$ Refer to OVP Timing Diagram Figure		0.6	μs
$t_{REC_OVP}^{(3)}$	OVP recovery time	$R_{PU} = 10\text{ k}\Omega$ to VCC (\overline{FLT}) $C_L = 35\text{ pF}$ Refer to OVP Timing Diagram Figure		1.5	μs

6.6 Dynamic Characteristics

$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V , GND = 0V, Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)

PARAMETER ⁽¹⁾		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
C_{OFF}	COM1, COM2 off capacitance	$V_{COM1/2} = 0$ or 3.3 V , $\bar{OE} = V_{CC}$ $f = 240\text{ MHz}$	Switch OFF	1.2	4.0	6.2	pF
	NC1, NO1, NC2, NO2 off capacitance	$V_{COM1/2} = 0$ or 3.3 V , $\bar{OE} = V_{CC}$ or $\bar{OE} = 0\text{V}$ with SEL1, SEL2 (switch not selected) $f = 240\text{ MHz}$	Switch OFF or not selected	1.2	4.0	6.2	pF
C_{ON}	COM1, COM2, NC1, NO1, NC2, NO2 on capacitance	$V_{COM1/2} = 0$ or 3.3 V , $f = 240\text{ MHz}$	Switch ON	1.4	4.0	6.2	pF
O_{ISO}	Differential off isolation	$RL = 50\Omega$ $CL = 5\text{ pF}$ $f = 100\text{ kHz}$ Refer to Off Isolation Figure	Switch OFF	-80			dB
		$RL = 50\Omega$ $CL = 5\text{ pF}$ $f = 240\text{ MHz}$ Refer to Off Isolation Figure	Switch OFF	-22			dB
X_{TALK}	Channel to Channel crosstalk	$RL = 50\Omega$ $CL = 5\text{ pF}$ $f = 100\text{ kHz}$ Refer to Crosstalk Figure	Switch ON	-90			dB
BW	Bandwidth	RL = 50Ω ; Refer to BW and Insertion Loss Figure	Switch ON	1.2			GHz
I_{LOSS}	Insertion loss	RL = 50Ω $f = TBD\text{ MHz}$; Refer to BW and Insertion Loss Figure	Switch ON	-0.8			dB

(1) Specified by design, not tested in production.


6.7 Timing Requirements

$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V , GND = 0V, Typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, (unless otherwise noted)


PARAMETER ⁽¹⁾		TEST CONDITIONS	MIN	NOM	MAX	UNIT
t_{switch}	Switching time between channels (SEL1, SEL2 to output)	$V_{NC} = 0.8\text{ V}$ Refer to Tswitch Timing Figure	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V	0.9	1	μs
t_{on}	Device turn on time (\bar{OE} to output)	$V_{NC} = 0.8\text{ V}$ Refer to Ton and Toff Figure		200	250	μs
t_{off}	Device turn off time (\bar{OE} to output)	$V_{NC} = 0.8\text{ V}$ Refer to Ton and Toff Figure		1	10	μs
$t_{off_V_{CC}}$	Device turn off time V_{CC} to Switch off	$V_{NC} = 0.8\text{ V}$ Refer to Ton and Toff Figure Ramp rate $V_{CC} = 2.3\text{ V}$ to 0 V $250\mu\text{s}$			250	μs
$t_{SK(P)}$	Skew of opposite transitions of same output (between COM1 and COM2) ⁽¹⁾	$V_{COM1/2} = V_{CC}$ Refer to Tsk Figure	$R_L = 50\Omega$, $C_L = 1\text{ pF}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V	9	50	ps
t_{pd}	Propagation delay ⁽¹⁾	$V_{COM1/2} = V_{CC}$ Refer to Tpd Figure	$R_L = 50\Omega$, $C_L = 5\text{ pF}$, $V_{CC} = 2.3\text{ V}$ to 5.5 V	130	200	ps

(1) Specified by design, not tested in production.

6.8 Typical Characteristics



7 Parameter Measurement Information



Channel ON, $R_{ON} = V/I_{SINK}$

图 4. ON-State Resistance (R_{ON})




图 5. Off Leakage






图 6. On Leakage



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 500$ ps, $t_f < 500$ ps.
- (2) C_L includes probe and jig capacitance.

图 7. t_{SWITCH} Timing

Parameter Measurement Information (接下页)



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 500$ ps, $t_f < 500$ ps.
- (2) C_L includes probe and jig capacitance.

图 8. t_{ON} , t_{OFF} for \overline{OE}




图 9. Off Isolation




图 10. Cross Talk

Parameter Measurement Information (接下页)




图 11. BW and Insertion Loss






图 12. t_{EN_OVP} and t_{DIS_OVP} Timing Diagram



- (1) All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 500$ ps, $t_f < 500$ ps.
- (2) C_L includes probe and jig capacitance.

图 13. t_{PD}

Parameter Measurement Information (接下页)



- (1) All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\ \Omega$, $t_r < 500$ ps, $t_f < 500$ ps.
- (2) C_L includes probe and jig capacitance.

图 14. t_{SK}


8 Detailed Description

8.1 Overview

The TMUX1072 is a high speed, 2-channel 2:1 analog switch with overvoltage protection. The device is bidirectional and can be used as a dual 2:1 or 1:2 switch, but OVP only applies to the COM pins. The device also contains a fault indicator pin which can signal to the system of either an over voltage or over temperature event.

The device maintains excellent signal integrity through the optimization of both R_{ON} and BW while protecting the system with up to 18 V OVP protection. The OVP implementation is designed to protect sensitive system components behind the switch that cannot survive fault conditions.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Powered-off Protection

When the TMUX1072 is powered off the I/Os of the device remain in a high-Z state. The crosstalk, off-isolation, and leakage remain within the *Electrical Specifications*

This prevents errant voltages from reaching the rest of the system and maintains isolation when the system is powering up.

8.3.2 Overvoltage Detection

When a voltage on the COM pin exceeds the V_{OVP_TH} , the open drain output \overline{FLT} pin pulls the pin low to indicate an overvoltage event has been detected. The open drain output will release the \overline{FLT} pin when the voltage on the COM pin returns below the V_{OVP_TH} .

8.3.3 Overtemperature Detection

When the junction temperature of the device exceeds the overtemperature detection threshold T_{OTD_TH} , the open drain output \overline{FLT} pin pulls the pin low to indicate an overtemperature event has been detected. The open drain output releases the \overline{FLT} pin when the junction temperature returns below the T_{OTD_TH} .

8.3.4 Overvoltage Protection

The OVP of the TMUX1072 is designed to protect the system from overvoltage conditions up to 18 V on the COM1 and COM2 pins. This protection is valid even if $V_{CC} = 0V$. 图 15 depicts an event where up to 18 V could appear on COM1 and COM2 that could pass through the device and damage components behind the device.




图 15. Existing Solution Being Damaged by a Short, 18 V

The TMUX1072 opens the switches and protect the rest of the system by blocking the 18 V as depicted in 图 16.

Feature Description (接下页)




图 16. Protecting During a 18-V Short

图 17 是一个波形图，显示了在过电压场景下引脚上的电压。




图 17. Overvoltage Protection Waveform, 18 V

8.4 Device Functional Modes

8.4.1 Pin Functions

表 1. Function Table

\overline{OE}	SEL1	SEL2	COM1 Connection	COM2 Connection
H	X	X	High-Z	High-Z
L	L	L	COM1 to NC1	COM2 to NC2
L	L	H	COM1 to NC1	COM2 to NO2
L	H	L	COM1 to NO1	COM2 to NC2
L	H	H	COM1 to NO1	COM2 to NO2

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many applications in which processors and microcontrollers have a limited number of I/Os. This IC can effectively expand the limited number of I/Os by switching between multiple signal paths in order to interface them to a single processor or microcontroller. The device can also be used to connect a single microcontroller to two signal paths. With independent control of the two switches using SEL1 and SEL2, TMUX1072 can be used to cross switch single ended signals.

9.2 Typical Application

The TMUX1072 is used to switch signals between the high speed signal paths that may be exposed to a connector or near a bus which could experience an overvoltage condition. The TMUX1072 has internal pull-down resistors on SEL1, SEL2, and \overline{OE} . The pull-down on SEL1 and SEL2 pins ensure the NC1/NC2 channel is selected by default. The pull-down on \overline{OE} enables the switch when power is applied.




图 18. Typical TMUX1072 Application

9.2.1 Design Requirements

The TMUX1072 has internal pull-down resistors on SEL1, SEL2, and \overline{OE} , so no external resistors are required on the logic pins. The internal pull-down resistor on SEL1 and SEL2 pins ensures the NC1 and NC2 channels are selected by default. The internal pull-down resistor on \overline{OE} enables the switch when power is applied to VCC.

The \overline{FLT} indicator output pin is an open drain output that will require an external pull-up resistor for the overvoltage and overtemperature condition to be detected. If feature is unused, \overline{FLT} pin may be left floating or connected to ground.

9.2.2 Detailed Design Procedure

The TMUX1072 can be properly operated without any external components. However, TI recommends that unused signal pins must be connected to ground through a $50\text{-}\Omega$ resistor to prevent signal reflections back into the device. TI does recommend a 100-nF bypass capacitor placed close to TMUX1072 VCC pin.

Typical Application (接下页)

9.2.3 Application Curves

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin of an on-channel, and the output is measured at the drain pin of the TMUX1072. 图 19 shows the bandwidth of TMUX1072.




图 19. Bandwidth and Insertion Loss vs Frequency

10 Power Supply Recommendations

Power to the device is supplied through the VCC pin. TI recommends placing a 100-nF bypass capacitor as close to the supply pin VCC as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.

11 Layout

11.1 Layout Guidelines

1. Place supply bypass capacitors as close to VCC pin as possible and avoid placing the bypass caps near the signal traces.
2. The high-speed traces should always be of equal length and must be no more than 4 inches; otherwise, the eye diagram performance may be degraded.
3. Route the high-speed signals using a minimum of vias and corners which will reduce signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points on twisted pair lines; through-hole pins are not recommended.
4. When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
5. Do not route signal traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices, or IC's that use or duplicate clock signals.
6. Avoid stubs on the high-speed signals because they cause signal reflections.
7. Route all high-speed signal traces over continuous planes (VCC or GND), with no interruptions.
8. Avoid crossing over anti-etch, commonly found with plane splits.
9. For high frequency systems, a printed circuit board with at least four layers is recommended: two signal layers separated by a ground layer and a power layer. The majority of signal traces should run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies. For more information on layout guidelines, see High Speed Layout Guidelines (SCAA082)

11.2 Layout Example




图 20. Layout Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

- [应用报告《高速布局指南》](#)
- [《高速接口布局指南》](#)

12.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

12.5 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

12.6 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1072DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAUAG SN	Level-1-260C-UNLIM	-40 to 125	1A9	Samples
TMUX1072RUTR	ACTIVE	UQFN	RUT	12	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1BU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1072DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TMUX1072RUTR	UQFN	RUT	12	3000	180.0	9.5	1.9	2.2	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1072DGSR	VSSOP	DGS	10	2500	366.0	364.0	50.0
TMUX1072RUTR	UQFN	RUT	12	3000	189.0	185.0	36.0


PACKAGE OUTLINE

DGS0010A



VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-187, variation BA.

EXAMPLE BOARD LAYOUT


DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



4221984/A 05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DGS0010A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A 05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


PACKAGE OUTLINE

RUT0012A



UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4220310/A 11/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT


RUT0012A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:30X



SOLDER MASK DETAILS

4220310/A 11/2016

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RUT0012A

UQFN - 0.55 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 30X

4220310/A 11/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023, 德州仪器 (TI) 公司