

TLV62085 采用 2mm × 2mm VSON 封装的高效 3A 降压转换器

1 特性

- DCS-Control™ 拓扑
- 效率高达 95%
- 17μA 工作静态电流
- 31mΩ 和 23mΩ 功率金属氧化物半导体场效应晶体管 (MOSFET) 开关
- 输入电压范围: 2.5V 至 6.0V
- 可调输出电压: 0.8V 至 V_{IN}
- 可在轻载条件下实现高效率的省电模式
- 可实现 100% 占空比, 以确保最低压降
- 自动切断短路保护功能
- 输出放电
- 电源正常输出
- 热关断保护
- 采用 2mm × 2mm 超薄小外形尺寸无引线 (VSON) 封装
- 如需了解改进的特性集, 请参见 [TPS62085](#)
- 借助 [WEBENCH® Power Designer](#) 并使用 TLV62085 创建定制设计方案

2 应用

- 电池供电类 应用
- 负载点
- 处理器电源
- 传统硬盘 (HDD)/固态硬盘 (SSD)

3 说明

TLV62085 器件是一款高频同步降压转换器, 经优化具有小解决方案尺寸和高效率两大优点。该器件具有 2.5V 至 6.0V 的输入电压范围, 支持常见的电池技术。此器件主要用于宽输出电流范围内的高效降压转换。该转换器在中等程度的负载到高负载时运行于脉宽调制 (PWM) 模式, 并在轻负载时自动进入省电模式运行, 从而在整个负载电流范围内保持高效率。


为了满足系统电源轨的需求, 内部补偿电路支持宽范围的外部输出电容值选项, 10μF 到 150μF 甚至更高。加上其 DCS-Control™ 架构, 出色的负载瞬态性能和精确的输出电压调整均可实现。此器件采用 2mm × 2mm VSON 封装。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
TLV62085	VSON (7)	2.00mm × 2.00mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

典型应用电路原理图



$V_{IN} = 5V$ 时的效率



D008



目录


1	特性	1	8	Application and Implementation	9
2	应用	1	8.1	Application Information.....	9
3	说明	1	8.2	Typical Application	9
4	修订历史记录	2	9	Power Supply Recommendations	15
5	Pin Configuration and Functions	3	10	Layout	15
6	Specifications	4	10.1	Layout Guidelines	15
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	15
6.2	ESD Ratings.....	4	10.3	Thermal Considerations	15
6.3	Recommended Operating Conditions.....	4	11	器件和文档支持	16
6.4	Thermal Information	4	11.1	开发支持	16
6.5	Electrical Characteristics.....	5	11.2	文档支持	16
6.6	Typical Characteristics	5	11.3	接收文档更新通知	16
7	Detailed Description	6	11.4	社区资源	16
7.1	Overview	6	11.5	商标	16
7.2	Functional Block Diagram	6	11.6	静电放电警告	16
7.3	Feature Description.....	7	11.7	术语表	16
7.4	Device Functional Modes.....	8	12	机械、封装和可订购信息	17

4 修订历史记录

Changes from Revision A (January 2017) to Revision B	Page
• 已添加 图 3 to power save mode section	7

Changes from Original (October 2015) to Revision A	Page
• 已添加 WEBENCH™ 信息和超链接至特性、详细设计流程和器件支持部分	1
• Added SW (AC) to the <i>Absolute Maximum Rating</i> table	4
• 已添加 表 1 , PG Pin Logic	8

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	1	IN	Device enable pin. To enable the device, this pin needs to be pulled high. Pulling this pin low disables the device. This pin has a pulldown resistor of typically 400 k Ω when the device is disabled.
FB	3	IN	Feedback pin. Connect a resistor divider to set the output voltage.
GND	5		Ground pin.
PG	2	OUT	Power good open drain output pin. The pullup resistor can not be connected to any voltage higher than 6 V. If unused, leave it floating.
SW	6	PWR	Switch pin of the power stage.
VIN	7	PWR	Input voltage pin.
VOS	4	IN	Output voltage sense pin. This pin must be directly connected to the output capacitor.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Voltage at Pins ⁽²⁾	VIN, FB, VOS, EN, PG	– 0.3	7	V
	SW (DC)	– 0.3	VIN + 0.3	
	SW (AC, less than 100ns) ⁽³⁾	– 3	11	
Temperature	Operating Junction, TJ	– 40	150	°C
	Storage, Tstg	– 65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) While switching.

6.2 ESD Ratings

		VALUE	UNIT
V(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions⁽¹⁾

		MIN	NOM	MAX	UNIT
VIN	Input voltage range	2.5		6	V
VOUT	Output voltage range	0.8		VIN	V
ISINK_PG	Sink current at PG pin			1	mA
VPG	Pullup resistor voltage			6	V
TJ	Operating junction temperature	–40		125	°C

- (1) Refer to [Application and Implementation](#) for further information.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TLV62085	UNIT
		RLT [VSON]	
		7 PINS	
RθJA	Junction-to-ambient thermal resistance	107.8	°C/W
RθJC(top)	Junction-to-case (top) thermal resistance	66.2	°C/W
RθJB	Junction-to-board thermal resistance	17.1	°C/W
ψJT	Junction-to-top characterization parameter	2.1	°C/W
ψJB	Junction-to-board characterization parameter	17.1	°C/W
RθJC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W


- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

$T_J = 25\text{ }^\circ\text{C}$, and $V_{IN} = 3.6\text{ V}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I_Q	Quiescent current into VIN	No load, device not switching		17		μA
I_{SD}	Shutdown current into VIN	EN = Low		0.7		μA
V_{UVLO}	Under voltage lock out threshold	V_{IN} falling	2.1	2.2	2.3	V
	Under voltage lock out hysteresis	V_{IN} rising		200		mV
T_{JSD}	Thermal shutdown threshold	T_J rising		150		$^\circ\text{C}$
	Thermal shutdown hysteresis	T_J falling		20		$^\circ\text{C}$
LOGIC INTERFACE EN						
V_{IH}	High-level input voltage	$V_{IN} = 2.5\text{ V to }6.0\text{ V}$	1.0			V
V_{IL}	Low-level input voltage	$V_{IN} = 2.5\text{ V to }6.0\text{ V}$			0.4	V
$I_{EN,LKG}$	Input leakage current into EN pin	EN = High		0.01		μA
R_{PD}	Pull-down resistance at EN pin	EN = Low		400		k Ω
SOFT START, POWER GOOD						
t_{SS}	Soft start time	Time from EN high to 95% of V_{OUT} nominal		0.8		ms
V_{PG}	Power good threshold	V_{OUT} rising, referenced to V_{OUT} nominal		95%		
		V_{OUT} falling, referenced to V_{OUT} nominal		90%		
$V_{PG,OL}$	Low-level output voltage	$I_{sink} = 1\text{ mA}$			0.4	V
$I_{PG,LKG}$	Input leakage current into PG pin	$V_{PG} = 5.0\text{ V}$		0.01		μA
OUTPUT						
V_{FB}	Feedback regulation voltage	PWM mode, $2.5\text{ V} \leq V_{IN} \leq 6\text{ V}$ $T_J = 0^\circ\text{C to }85\text{ }^\circ\text{C}$	792	800	808	mV
$I_{FB,LKG}$	Feedback input leakage current	$V_{FB} = 1\text{ V}$		0.01		μA
R_{DIS}	Output discharge resistor	EN = LOW, $V_{OUT} = 1.8\text{ V}$		260		Ω
POWER SWITCH						
$R_{DS(on)}$	High-side FET on-resistance	$I_{SW} = 500\text{ mA}$		31		m Ω
	Low-side FET on-resistance	$I_{SW} = 500\text{ mA}$		23		m Ω
I_{LIM}	High-side FET switch current limit		3.7	4.6	5.5	A
f_{SW}	PWM switching frequency	$I_{OUT} = 1\text{ A}$		2.4		MHz

6.6 Typical Characteristics



$V_{OUT} = 1.2\text{ V}$

图 1. Switching Frequency

7 Detailed Description

7.1 Overview

The TLV62085 synchronous step-down converter is based on the DCS-Control (Direct Control with Seamless transition into Power Save Mode) topology. This is an advanced regulation topology that combines the advantages of hysteretic, voltage, and current mode control schemes.

The DCS-Control topology operates in PWM (pulse width modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM mode, the converter operates with its nominal switching frequency of 2.4 MHz, having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC's current consumption to achieve high efficiency over the entire load current range. Because DCS-Control supports both operation modes (PWM and PFM) within a single building block, the transition from PWM mode to Power Save Mode is seamless and without effects on the output voltage. The device offers both excellent DC voltage and superior load transient regulation, combined with very low output voltage ripple, minimizing interference with RF circuits.

7.2 Functional Block Diagram




图 2. Functional Block Diagram

7.3 Feature Description

7.3.1 Power Save Mode

As the load current decreases, the TLV62085 enters Power Save Mode (PSM) operation. During Power Save Mode, the converter operates with reduced switching frequency and with a minimum quiescent current maintaining high efficiency. Power Save Mode occurs when the inductor current becomes discontinuous. Power Save Mode is based on a fixed on-time architecture, as related in 公式 1. The switching frequency over the whole load current range is also shown in 图 1 for a shown typical application.

$$t_{ON} = 420 \text{ ns} \times \frac{V_{OUT}}{V_{IN}}$$

$$f_{PFM} = \frac{2 \times I_{OUT}}{t_{ON}^2 \times \frac{V_{IN}}{V_{OUT}} \times \frac{V_{IN} - V_{OUT}}{L}} \quad (1)$$

In PSM, the output voltage rises slightly above the nominal output voltage, as shown in 图 10. This effect is minimized by increasing the output capacitor or inductor value.

During PAUSE period in PSM (shown in 图 3), the device does not change the PG pin state nor does it detect an UVLO event, in order to achieve a minimum quiescent current and maintain high efficiency at light loads.




图 3. Power Save Mode Waveform Diagram

7.3.2 100% Duty Cycle Low Dropout Operation

The device offers low input-to-output voltage difference by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. This is particularly useful in battery powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain output regulation, depending on the load current and output voltage can be calculated as:

$$V_{IN,MIN} = V_{OUT} + I_{OUT,MAX} \times (R_{DS(on)} + R_L)$$

with

- $V_{IN,MIN}$ = Minimum input voltage to maintain an output voltage
- $I_{OUT,MAX}$ = Maximum output current
- $R_{DS(on)}$ = High-side FET ON-resistance
- R_L = Inductor ohmic resistance (DCR) (2)

7.3.3 Soft Start

The TLV62085 has an internal soft-start circuitry which monotonically ramps up the output voltage and reaches the nominal output voltage during a soft-start time of typically 0.8 ms. This avoids excessive inrush current and creates a smooth output voltage slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance. The device is able to start into a prebiased output capacitor. The device starts with the applied bias voltage and ramps the output voltage to its nominal value.

Feature Description (接下页)

7.3.4 Switch Current Limit and Hiccup Short-Circuit Protection

The switch current limit prevents the device from high inductor current and from drawing excessive current from the battery or input voltage rail. Excessive current might occur with a shorted or saturated inductor or a heavy load or shorted output circuit condition. If the inductor current reaches the threshold I_{LIM} , the high-side MOSFET is turned off and the low-side MOSFET is turned on to ramp down the inductor current. When this switch current limits is triggered 32 times, the device stops switching and enables the output discharge. The device then automatically starts a new start-up after a typical delay time of 66 μ s has passed. This is named HICCUP short-circuit protection. The device repeats this mode until the high load condition disappears.

7.3.5 Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout (UVLO) is implemented, which shuts down the device at voltages lower than V_{UVLO} with a hysteresis of 200 mV.

7.3.6 Thermal Shutdown

The device goes into thermal shutdown and stops switching when the junction temperature exceeds T_{JSD} . When the device temperature falls below the threshold by 20°C, the device returns to normal operation automatically.

7.4 Device Functional Modes

7.4.1 Enable and Disable

The device is enabled by setting the EN pin to a logic HIGH. Accordingly, shutdown mode is forced if the EN pin is pulled LOW with a shutdown current of typically 0.7 μ A.

In shutdown mode, the internal power switches as well as the entire control circuitry are turned off. An internal resistor of 260 Ω discharges the output through the VOS pin smoothly. The output discharge function also works when thermal shutdown, UVLO, or short-circuit protection are triggered.

An internal pulldown resistor of 400 k Ω is connected to the EN pin when the EN pin is LOW. The pulldown resistor is disconnected when the EN pin is HIGH.

7.4.2 Power Good

The TLV62085 has a power good output. The power good goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 6 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used. 表 1 shows the PG pin logic.

表 1. PG Pin Logic

DEVICE CONDITIONS		LOGIC STATUS	
		HIGH Z	LOW
Enable	EN = High, $V_{FB} \geq V_{PG}$	√	
	EN = High, $V_{FB} \leq V_{PG}$		√
Shutdown	EN = Low		√
Thermal Shutdown	$T_J > T_{JSD}$		√
UVLO	$0.5 V < V_{IN} < V_{UVLO}$		√
Power Supply Removal	$V_{IN} \leq 0.5 V$	√	

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV62085 is a synchronous step-down converter in which output voltage is adjusted by component selection. The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using the typical applications as a reference.

8.2 Typical Application




图 4. 1.8-V Output Voltage Application

8.2.1 Design Requirements

For this design example, use the parameters listed in 表 2 as the input parameters.

表 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage	2.5 V to 6 V
Output voltage	1.8 V
Output current	≤ 3 A
Output ripple voltage	<30 mV

表 3 lists the components used for the example.

表 3. List of Components⁽¹⁾

REFERENCE	DESCRIPTION	MANUFACTURER
C1	10 µF, Ceramic capacitor, 10 V, X7R, size 0805, GRM21BR71A106ME51L	Murata
C2	22 µF, Ceramic capacitor, 6.3 V, X5R, size 0805, GRM21BR60J226ME39L	Murata
L1	0.47 µH, Power Inductor, size 4 mm × 4 mm × 1.5 mm, XFL4015-471ME	Coilcraft
R1	Depending on the output voltage, 1%, size 0603;	Std
R2	110 kΩ, Chip resistor, 1/16 W, 1%, size 0603;	Std
R3	1 MΩ, Chip resistor, 1/16 W, 1%, size 0603	Std

(1) See [Third-Party Products](#) disclaimer.

8.2.2 Detailed Design Procedure

8.2.2.1 Custom Design with WEBENCH® Tools

[Click here](#) to create a custom design using the TLV62085 device with the WEBENCH® Power Designer.

1. Start by entering your V_{IN} , V_{OUT} , and I_{OUT} requirements.
2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
3. The WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
4. In most cases, you will also be able to:
 - Run electrical simulations to see important waveforms and circuit performance
 - Run thermal simulations to understand the thermal performance of your board
 - Export your customized schematic and layout into popular CAD formats
 - Print PDF reports for the design, and share your design with colleagues
5. Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.2.2 Setting The Output Voltage

The output voltage is set by an external resistor divider according to [公式 3](#):

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right) \quad (3)$$

R2 must not be higher than 180 k Ω to achieve high efficiency at light load while providing acceptable noise sensitivity.

8.2.2.3 Output Filter Design

The inductor and the output capacitor together provide a low-pass filter. To simplify the selection process, [表 4](#) outlines possible inductor and capacitor value combinations for most applications.

表 4. Matrix of Output Capacitor and Inductor Combinations

NOMINAL L [μ H] ⁽¹⁾	NOMINAL C _{OUT} [μ F] ⁽²⁾				
	10	22	47	100	150
0.47		+(3)	+	+	+
1	+	+	+	+	+
2.2					

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and –30%.
- (2) Capacitance tolerance and bias voltage derating is anticipated. The effective capacitance can vary by 20% and –50%.
- (3) Typical application configuration. Other '+' mark indicates recommended filter combinations.

8.2.2.4 Inductor Selection

The main parameter for the inductor selection is the inductor value and then the saturation current of the inductor. To calculate the maximum inductor current under static load conditions, [公式 4](#) is given.

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where

- $I_{OUT,MAX}$ = Maximum output current
- ΔI_L = Inductor current ripple

- f_{sw} = Switching frequency
 - L = Inductor value
- (4)

TI recommends choosing the saturation current for the inductor 20% to 30% higher than the $I_{L,MAX}$, out of [公式 4](#). A higher inductor value is also useful to lower ripple current but increases the transient response time as well. The following inductors are recommended to be used in designs.

表 5. List of Recommended Inductors⁽¹⁾

INDUCTANCE [μ H]	CURRENT RATING [A]	DIMENSIONS L x W x H [mm^3]	DC RESISTANCE [m Ω typical]	PART NUMBER
0.47	6.6	4 x 4 x 1.5	7.6	Coilcraft XFL4015-471
0.47	4.7	3.2 x 2.5 x 1.2	21	TOKO DFE322512-R47N
1	5.1	4 x 4 x 2	10.8	Coilcraft XFL4020-102

(1) See [Third-Party Products](#) disclaimer.

8.2.2.5 Capacitor Selection

The input capacitor is the low-impedance energy source for the converter which helps to provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering and must be placed between VIN and GND as close as possible to those pins. For most applications, 10 μ F is sufficient, though a larger value reduces input current ripple.

The architecture of the TLV62085 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, TI recommends using X7R or X5R dielectrics. The recommended typical output capacitor value is 22 μ F; this capacitance can vary over a wide range as outline in the output filter selection table. Output capacitors above 150 μ F may be used with a reduced load current during startup to avoid triggering the short circuit protection.

A feed-forward capacitor is not required for device proper operation.

8.2.3 Application Curves

$V_{IN} = 3.6\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




图 5. Efficiency




图 6. Efficiency




图 7. Efficiency




图 8. Efficiency




图 9. Line Regulation




图 10. Load Regulation




图 11. PWM Operation




图 12. PFM Operation




图 13. Load Sweep




图 14. Start-Up with Load




图 15. Start-Up without Load




图 16. Shutdown with Load




图 17. Shutdown without Load




图 18. Load Transient




图 19. Load Transient




图 20. Output Short-Circuit Protection, Entry




图 21. Output Short-Circuit Protection, Recovery




图 22. Output Short-Circuit Protection, HICCUP Zoom In

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.5 V to 6 V. Ensure that the input power supply has a sufficient current rating for the application.

10 Layout

10.1 Layout Guidelines

The printed-circuit-board (PCB) layout is an important step to maintain the high performance of the TLV62085 device.

The input and output capacitors and the inductor must be placed as close as possible to the IC. This keeps the traces short. Routing these traces direct and wide results in low trace resistance and low parasitic inductance. The low side of the input and output capacitors must be connected directly to the GND pin to avoid a ground potential shift. The sense traces connected to FB and VOS pins are signal traces. Special care must be taken to avoid noise being induced. By a direct routing, parasitic inductance can be kept small. GND layers might be used for shielding. Keep these traces away from SW nodes. See [图 23](#) for the recommended PCB layout.

10.2 Layout Example




图 23. PCB Layout Recommendation

10.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

The big copper planes connecting to the pads of the IC on the PCB improve the thermal performance of the device. For more details on how to use the thermal parameters, see the *Thermal Characteristics Application Notes*, [SZZA017](#) and [SPRA953](#).

11 器件和文档支持

11.1 开发支持

11.1.1 使用 WEBENCH® 工具定制设计方案

请单击[此处](#)，借助 WEBENCH® 电源设计器并使用 TPS54360 器件创建定制设计方案。

1. 首先输入您的 V_{IN} 、 V_{OUT} 和 I_{OUT} 要求。
2. 使用优化器拨盘可优化效率、封装和成本等关键设计参数并将您的设计与德州仪器 (TI) 的其他可行解决方案进行比较。
3. WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。
4. 在多数情况下，您还可以：
 - 运行电气仿真，观察重要波形以及电路性能
 - 运行热性能仿真，了解电路板热性能
 - 将定制原理图和布局方案导出至常用 CAD 格式
 - 打印设计方案的 PDF 报告并与同事共享
5. 有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.1.2 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

- 《热工特性应用手册》，[SZZA017](#)
- 《热工特性应用手册》，[SPRA953](#)

11.3 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 *TI 的工程师对工程师 (E2E) 社区*。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 *TI 参考设计支持* 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

DCS-Control, WEBENCH, E2E are trademarks of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV62085RLTR	ACTIVE	VSON-HR	RLT	7	3000	RoHS & Green	Call TI SN MATTE SN	Level-1-260C-UNLIM	-40 to 125	12Q5	Samples
TLV62085RLTT	ACTIVE	VSON-HR	RLT	7	250	RoHS & Green	Call TI SN MATTE SN	Level-1-260C-UNLIM	-40 to 125	12Q5	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV62085RLTR	VSON-HR	RLT	7	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV62085RLTT	VSON-HR	RLT	7	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV62085RLTR	VSON-HR	RLT	7	3000	210.0	185.0	35.0
TLV62085RLTT	VSON-HR	RLT	7	250	210.0	185.0	35.0




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
SCALE: 30X




SOLDER MASK DETAILS

4220429/A 09/2014

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
5. Vias should not be placed on soldering pads unless they are plugged or plated shut.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

FOR ALL EXPOSED PADS
 85% PRINTED SOLDER COVERAGE BY AREA
 SCALE: 40X

4220429/A 09/2014

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司