


TLV4062-Q1、TLV4082-Q1 具有集成基准的双通道、低功耗比较器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列特性：
 - 器件温度等级 1：-40°C 至 125°C 的环境工作温度范围
 - 器件 HBM ESD 分级等级 H1C
 - 器件 CDM ESD 分级等级 C4B
- 宽电源电压范围：1.5V 至 5.5V
- 采用小型封装的双通道检测器
- 高阈值精度：工作温度范围内精度为 1%
- 精密迟滞：60 mV
- 低静态电流：2 μA (典型值)
- 温度范围：-40°C 至 +125°C
- 推挽 (TLV4062-Q1) 和开漏 (TLV4082-Q1) 输出选项
- 采用 SOT-23 封装

2 应用

- 紧急呼叫 (eCall)
- 汽车音响主机
- 仪表组
- 车载充电器 (OBC) 和无线充电器



TLV4062-Q1 方框图

3 说明

TLV4062-Q1 和 TLV4082-Q1 是具有低功耗和小解决方案尺寸的高精度双通道比较器系列。IN1 和 IN2 输入都具有用于抑制短时毛刺脉冲的迟滞，从而确保稳定的输出运行，不会引起误触发。


TLV4062-Q1 和 TLV4082-Q1 具有可通过一对外部电阻分压器配置的可调 INx 输入。当 IN1 或 IN2 输入上的电压降至下降阈值以下时，OUT1 或 OUT2 将分别驱动为低电平。当 IN1 或 IN2 上升至上升阈值以上时，OUT1 或 OUT2 将分别驱动为高电平。

该比较器具有 2μA (典型值) 的超低静态电流，并且提供了节省空间的低功耗精密电压监测解决方案。TLV4062-Q1 和 TLV4082-Q1 可在 -40°C 至 +125°C 的温度范围内以 1.5V 至 5.5V 的电压运行。

器件信息⁽¹⁾

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|---------------------------|------------|-----------------|
| TLV4062-Q1、 TLV4082-Q1 | SOT-23 (6) | 2.90mm × 1.60mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



TLV4082-Q1 方框图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: SNVSBU0

Table of Contents

| | | | |
|---|-----------|---|-----------|
| 1 特性 | 1 | 7.3 Feature Description..... | 11 |
| 2 应用 | 1 | 7.4 Device Functional Modes..... | 11 |
| 3 说明 | 1 | 8 Application and Implementation | 13 |
| 4 Revision History | 2 | 8.1 Application Information..... | 13 |
| 5 Pin Configuration and Functions | 3 | 8.2 Typical Applications..... | 13 |
| 6 Specifications | 4 | 9 Power Supply Recommendations | 19 |
| 6.1 Absolute Maximum Ratings..... | 4 | 10 Layout | 20 |
| 6.2 ESD Ratings..... | 4 | 10.1 Layout Guidelines..... | 20 |
| 6.3 Recommended Operating Conditions..... | 4 | 10.2 Layout Example..... | 20 |
| 6.4 Thermal Information..... | 5 | 11 Device and Documentation Support | 21 |
| 6.5 Electrical Characteristics..... | 5 | 11.1 Documentation Support..... | 21 |
| 6.6 Timing Requirements..... | 6 | 11.2 Receiving Notification of Documentation Updates..... | 21 |
| 6.7 Timing Diagrams | 6 | 11.3 支持资源..... | 21 |
| 6.8 Typical Characteristics..... | 7 | 11.4 Trademarks..... | 21 |
| 7 Detailed Description | 10 | 11.5 静电放电警告..... | 21 |
| 7.1 Overview..... | 10 | 11.6 术语表..... | 21 |
| 7.2 Functional Block Diagrams..... | 10 | | |

4 Revision History

| DATE | REVISION | NOTES |
|--------------|----------|------------------|
| October 2020 | * | Initial release. |

5 Pin Configuration and Functions




图 5-1. DBV Package, 6-Pin SOT-23

表 5-1. Pin Functions

| NAME | NO. DBV | I/O | DESCRIPTION |
|------|------------|-----|---|
| GND | 5 | — | Ground |
| OUT1 | 2 | O | OUT1 is the output for IN1. OUT1 is asserted (driven low) when the voltage at IN1 falls below V_{IT^-} . OUT1 is deasserted (goes high) after IN1 rises higher than V_{IT^+} . OUT1 is a push-pull output for the TLV4062 and an open-drain output for the TLV4082. The open-drain device (TLV4082) can be pulled up to 5.5 V independent of V+; a pullup resistor is required for this device. |
| OUT2 | 3 | O | OUT2 is the output for IN2. OUT2 is asserted (driven low) when the voltage at IN2 falls below V_{IT^-} . OUT2 is deasserted (goes high) after IN2 rises higher than V_{IT^+} . OUT2 is a push-pull output for the TLV4062 and an open-drain output for the TLV4082. The open-drain device (TLV4082) can be pulled up to 5.5 V independent of V+; a pullup resistor is required for this device. |
| IN1 | 6 | I | This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT^-}), OUT1 is asserted. |
| IN2 | 4 | I | This pin is connected to the voltage to be monitored with the use of an external resistor divider. When the voltage at this pin drops below the threshold voltage (V_{IT^-}), OUT2 is asserted. |
| V+ | 1 | I | Supply voltage input. Connect a 1.5-V to 5.5-V supply to V+ in order to power the device. Good analog design practice is to place a 0.1- μ F ceramic capacitor close to this pin (required for $V+ < 1.5$ V). |

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|-------------|---|-------|-----------|------|
| Voltage | VDD | - 0.3 | 7 | V |
| | OUT1, OUT2 (push-pull only) | - 0.3 | VDD + 0.3 | |
| | OUT1, OUT2 (open-drain only) | - 0.3 | 7 | |
| | IN1, IN2 | - 0.3 | 7 | |
| Current | IN1, IN2 ⁽²⁾ | | 10 | mA |
| | OUT1, OUT2 | | ±20 | |
| Temperature | Operating junction, T _J ⁽³⁾ | - 40 | 125 | °C |
| | Storage, T _{stg} | - 65 | 150 | |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to GND. Input signals that can swing 0.3V below GND must be current-limited to 10mA or less.
- (3) For low-power devices, the junction temperature rise above the ambient temperature is negligible; therefore, the junction temperature is considered equal to the ambient temperature (T_J = T_A).

6.2 ESD Ratings

| | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2000 |
| | | Charged-device model (CDM), per AEC Q100-011 | |

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

| | | MIN | NOM | MAX | UNIT |
|-----------------|-----------------------------------|------------|-----|-----------|------|
| | Power-supply voltage | | 1.5 | 5.5 | V |
| | Input voltage | IN1, IN2 | 0 | 5.5 | V |
| | Output voltage (push-pull only) | OUT1, OUT2 | 0 | VDD + 0.3 | V |
| | Output voltage (open-drain only) | OUT1, OUT2 | 0 | 5.5 | V |
| R _{PU} | Pullup resistor (open-drain only) | | 1.5 | 10,000 | kΩ |
| | Current | OUT1, OUT2 | - 5 | 5 | mA |
| C _{IN} | Input capacitor | | | 0.1 | μF |
| T _J | Junction temperature | - 40 | 25 | 125 | °C |

6.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | TLV4062, TLV4082 | | UNIT |
|-------------------------------|--|------------|------|
| | DBV (SOT-23) | DRY (μSON) | |
| | 6 PINS | 6 PINS | |
| R _{θ JA} | Junction-to-ambient thermal resistance | 193.9 | °C/W |
| R _{θ JC(top)} | Junction-to-case (top) thermal resistance | 134.5 | °C/W |
| R _{θ JB} | Junction-to-board thermal resistance | 39.0 | °C/W |
| ψ _{JT} | Junction-to-top characterization parameter | 30.4 | °C/W |
| ψ _{JB} | Junction-to-board characterization parameter | 38.5 | °C/W |
| R _{θ JC(bot)} | Junction-to-case (bottom) thermal resistance | N/A | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

all specifications are over the operating temperature range of $-40^{\circ}\text{C} < T_J < +125^{\circ}\text{C}$ and $1.5\text{ V} \leqslant V_{\text{DD}} \leqslant 5.5\text{ V}$ (unless otherwise noted); typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{\text{DD}} = 3.3\text{ V}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|---|--|---------|------|------|
| V _{DD} | Input supply range | 1.5 | 5.5 | 5.5 | V |
| V _(POR) | Power-on-reset voltage ⁽¹⁾ | V _{OL} (max) = 0.2 V, I _{OL} = 15 μA | | 0.8 | V |
| I _{DD} | Supply current (into V _{DD} pin) | V _{DD} = 3.3 V, no load | 2.09 | 5.80 | μA |
| | | V _{DD} = 5.5 V, no load | 2.29 | 6.50 | |
| V _{IT+} | Positive-going (rising) input threshold voltage | V _(INx) rising | 1.194 | | V |
| | | | - 1% | 1% | |
| V _{IT-} | Negative-going (falling) input threshold voltage | V _(INx) falling | 1.134 | | V |
| | | | - 1% | 1% | |
| V _{HYS} | In-built Hysteresis | | 60 | | mV |
| I _(INx) | Input current | V _(INx) = 0 V or V _{DD} | - 15 | 15 | nA |
| V _{OL} | Low-level output voltage | V _{DD} ≥ 1.5 V, I _{SINK} = 0.4 mA | | 0.25 | V |
| | | V _{DD} ≥ 2.7 V, I _{SINK} = 2 mA | | 0.25 | |
| | | V _{DD} ≥ 4.5 V, I _{SINK} = 3.2 mA | | 0.30 | |
| V _{OH} | High-level output voltage (push-pull only) | V _{DD} ≥ 1.5 V, I _{SOURCE} = 0.4 mA | 0.8 VDD | | V |
| | | V _{DD} ≥ 2.7 V, I _{SOURCE} = 1 mA | 0.8 VDD | | |
| | | V _{DD} ≥ 4.5 V, I _{SOURCE} = 2.5 mA | 0.8 VDD | | |
| I _{lkg(OD)} | Open-drain output leakage current (open-drain only) | High impedance, V _(INx) = V _(OUTx) = 5.5 V | - 250 | 250 | nA |

(1) Outputs are undetermined below V_(POR).

6.6 Timing Requirements

typical values are at $T_J = 25^\circ\text{C}$ and $\text{VDD} = 3.3 \text{ V}$; INx transitions between 0 V and 1.3 V

| | | MIN | NOM | MAX | UNIT |
|-------------|---|-----|-----|-----|---------------|
| $t_{PD(r)}$ | INx (rising) to OUTx propagation delay | | 5.5 | | μs |
| $t_{PD(f)}$ | INx (falling) to OUTx propagation delay | | 10 | | μs |
| t_{SD} | Startup delay ⁽¹⁾ | | 570 | | μs |

- (1) During power-on or when a VDD transient is below $\text{VDD}(\text{min})$, the outputs reflect the input conditions 570 μs after VDD transitions through $\text{VDD}(\text{min})$.

6.7 Timing Diagrams




图 6-1.

6.8 Typical Characteristics

at $T_J = 25^\circ\text{C}$ with a 0.1- μF capacitor close to V+ (unless otherwise noted)




图 6-2. Supply Current vs Supply Voltage




图 6-3. INx Threshold (V_{IT+}) Deviation vs Temperature




图 6-4. INx Threshold (V_{IT-}) Deviation vs Temperature




图 6-5. INx Threshold (V_{IT+})




图 6-6. INx Threshold (V_{IT-})




图 6-7. Output Voltage Low vs Output Current ($V+ = 1.5$ V)

6.8 Typical Characteristics (continued)

at $T_J = 25^\circ\text{C}$ with a 0.1- μF capacitor close to V+ (unless otherwise noted)




图 6-8. Output Voltage Low vs Output Current ($V+ = 3.3 \text{ V}$)




图 6-9. Output Voltage Low vs Output Current ($V+ = 5.5 \text{ V}$)




图 6-10. Output Voltage High vs Output Current ($V+ = 1.5 \text{ V}$)




图 6-11. Output Voltage High vs Output Current ($V+ = 3.3 \text{ V}$)





图 6-12. Output Voltage High vs Output Current ($V+ = 5.5 \text{ V}$)



IN1 = IN2 = 0 V to 1.3 V

图 6-13. Propagation Delay from INx High to Output High

6.8 Typical Characteristics (continued)

at $T_J = 25^\circ\text{C}$ with a 0.1- μF capacitor close to V+ (unless otherwise noted)




图 6-14. Propagation Delay from INx Low to Output Low




图 6-15. Startup Delay




图 6-16. Propagation Delay vs Overdrive ($V_+ = 1.5 \text{ V}$)




图 6-17. Propagation Delay vs Overdrive ($V_+ = 5.5 \text{ V}$)




图 6-18. Propagation Delay vs Overdrive ($V_+ = 1.5 \text{ V}$)




图 6-19. Propagation Delay vs Overdrive ($V_+ = 5.5 \text{ V}$)

7 Detailed Description

7.1 Overview

The TLV4062-Q1 and TLV4082-Q1 are small, low quiescent current (I_{DD}), dual-channel comparators. These devices have high-accuracy, rising and falling input thresholds, and assert the output as shown in 表 7-1. The output (OUT x) transitions high when the input (IN x) is rising and greater than V_{IT+} ; the output (OUT x) will remain high until the input is falling and drops below V_{IT-} . The TLV4062-Q1 and TLV4082-Q1 can be used in systems where multiple voltage rails are required to be monitored, or where one channel can be used as an early warning signal and the other channel can be used as the system reset signal.

表 7-1. TLV4062-Q1 and TLV4082-Q1 Truth Table

| DEVICE | (V_{IT+} , V_{IT-}) | OUTPUT TOPOLOGY | INPUT VOLTAGE | | OUTPUT LOGIC LEVEL | |
|------------|---------------------------|-----------------|-----------------|-------------|--------------------|--|
| TLV4062-Q1 | 1.194V, 1.134V | Push-Pull | IN1 < V_{IT-} | IN1 falling | OUT1 = low | |
| | | | IN2 < V_{IT-} | IN2 falling | OUT2 = low | |
| | | | IN1 > V_{IT+} | IN1 rising | OUT1 = high | |
| | | | IN2 > V_{IT+} | IN2 rising | OUT2 = high | |
| TLV4082-Q1 | | Open-Drain | IN1 < V_{IT-} | IN1 falling | OUT1 = low | |
| | | | IN2 < V_{IT-} | IN2 falling | OUT2 = low | |
| | | | IN1 > V_{IT+} | IN1 rising | OUT1 = high | |
| | | | IN2 > V_{IT+} | IN2 rising | OUT2 = high | |

7.2 Functional Block Diagrams




图 7-1. TLV4062-Q1 (Push-Pull Output) Block Diagram




图 7-2. TLV4082-Q1 (Open-Drain Output) Block Diagram

7.3 Feature Description

The TLV4062-Q1 (push-pull) and TLV4082-Q1 (open-drain) devices are micro-power, dual-channel comparators that are capable of operating at low voltages. The TLV4062-Q1 and TLV4082-Q1 features high-accuracy integrated reference thresholds with internal hysteresis of 60mV. If the voltage at the inputs, INx, rises above the threshold, the outputs, OUTx, are driven high; if the voltage at the inputs, INx, falls below the threshold, the outputs, OUTx, are driven low.

7.4 Device Functional Modes

When the voltage on V+ is lower than $V_{(POR)}$, both outputs are undefined and are not to be relied upon for proper system function.

7.4.1 Inputs (IN1, IN2)

The TLV4062-Q1 and TLV4082-Q1 each have two comparators for voltage detection. Each comparator has one external input; the other input is connected to the internal reference. The comparator rising threshold is designed and trimmed to be equal to V_{IT+} , and the falling threshold is trimmed to be equal to V_{IT-} . The difference between V_{IT+} and V_{IT-} is referred to as the comparator hysteresis and is 60 mV. The integrated hysteresis makes the TLV40x2 less sensitive to supply-rail noise and provides stable operation in noisy environments without having to add external positive feedback to create hysteresis.

The comparator inputs can swing from ground to 5.5 V, regardless of the device supply voltage used. This includes the instance when no supply voltage is applied to the comparator ($V+ = 0$ V). As a result, the TLV40x2 is referred to as fault tolerant, meaning it maintains the same high input impedance when $V+$ is unpowered or ramping up. Although not required in most cases, for extremely noisy applications, good analog design practice is to place a 1-nF to 10-nF bypass capacitor at the comparator input in order to reduce sensitivity to transients and layout parasitic.

For each INx input, the corresponding output (OUTx) is driven to logic low when the input voltage drops below V_{IT-} . When the voltage exceeds V_{IT+} , the output (OUTx) is driven high; see [图 6-1](#).

7.4.2 Outputs (OUT1, OUT2)

The TLV4062-Q1 features push-pull output stages which eliminates the need for an external pull-up resistor, thus saving board space, while providing a low impedance output driver. The logic high level of the outputs is determined by the V+ pin voltage.

The TLV4082-Q1 features open-drain output stages which enables the output logic levels to be pulled-up to an external source as high as 5.5 V independent of the supply voltage. Pull-up resistors must be used to hold these lines high when the output goes to a high-impedance condition (not asserted). By connecting pull-up resistors to the proper voltage rails, the outputs can be connected to other devices at correct interface voltage levels. To ensure proper voltage levels, make sure to choose the correct pull-up resistor values. The pull-up resistor value is determined by V_{OL} , the sink current capability, and the output leakage current ($I_{lkg(OD)}$). These values are specified in the [# 6.5](#) table. By using wired-OR logic, OUT1 and OUT2 can be combined into one logic signal. The [# 7.4.1](#) section describes how the outputs are asserted or de-asserted. See [图 6-1](#) for a description of the relationship between threshold voltages and the respective output.

7.4.3 Switching Threshold and Hysteresis

The TLV40x2-Q1 transfer curve is show in 图 7-3.

- V_{IT+} represents the rising input threshold that causes the comparator output to change from a logic low state to a logic high state.
- V_{IT-} represents the falling input threshold that causes the comparator output to change from logic high state to a logic low state.
- V_{HYS} represents the difference between V_{IT+} and V_{IT-} and is 60 mV for TLV40x2-Q1.




图 7-3. TLV40x2 Transfer Curve

8 Application and Implementation

备注

以下应用部分的信息不属于 TI 组件规范，TI 不担保其准确性和完整性。客户应负责确定 TI 组件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

8.1 Application Information

The TLV4062-Q1 and TLV4082-Q1 are used as precision, dual-voltage monitors. The monitored voltage, V₊ voltage, and output pullup voltage (TLV4082-Q1 only) can be independent voltages or connected in any configuration.

In a typical device application, the outputs are connected to a reset or enable input of another device, such as a digital signal processor (DSP), central processing unit (CPU), field-programmable gate array (FPGA), or application-specific integrated circuit (ASIC); or the outputs are connected to the enable input of a voltage regulator, such as a dc-dc or low-dropout (LDO) regulator.

8.1.1 Threshold Overdrive

Threshold overdrive is how much V_{IN1} or V_{IN2} exceeds the specified threshold, and is important to know because a smaller overdrive results in a slower OUTx response. Threshold overdrive is calculated as a percent of the threshold in question, as shown in [方程式 1](#):

$$\text{Overdrive} = |(V_{IN1,2} / V_{IT} - 1) \times 100\%| \quad (1)$$

where

- V_{IT} is either V_{IT-} or V_{IT+}, depending on whether calculating the overdrive for the falling input threshold or the rising input threshold, respectively
- V_{IN1,2} is the voltage at the IN1 or IN2 input

[图 6-16](#) 和 [图 6-17](#) illustrates the minimum detectable pulse on the INx inputs versus overdrive, and is used to visualize the relationship that overdrive has on t_{PD(f)} for high to low transitions. [图 6-18](#) and [图 6-19](#) is used to visual the relationship that overdrive has on t_{PD(r)} for low to high transitions.

8.2 Typical Applications

8.2.1 Monitoring Two Separate Rails

The TLV40x2-Q1 series can be used to monitor two separate rails for over voltage detection. Over-voltage monitoring is frequently used for system protection to alert the system to shutdown to prevent from damage. The TLV4062-Q1 and TLV4082-Q1 also have adjustable INx inputs that can be configured to monitor voltages using external resistor divider, as shown in [图 8-1](#).




图 8-1. Monitoring Two Separate Rails Schematic

8.2.1.1 Design Requirements

For this design, follow these requirements:

- $V_{MON1} = 5\text{ V}$ and $V_{MON2} = 3.3\text{ V}$
- Set V_{MON1} over-voltage condition at 6.5 V
- Set V_{MON2} over-voltage condition at 4 V

8.2.1.2 Detailed Design Procedure

Configure the circuit as shown in 图 8-1. Connect V_+ to a power supply that is compatible with the input logic level of the device connected to the output, and connect V_- to ground. Resistors R_1 and R_2 create the over-voltage alert level at 6.5 V and resistors R_3 and R_4 create the over-voltage alert level at 4 V . When the V_{MON} rises, the resistor divider voltage crosses V_{IT+} . This causes the comparator output to transition from a logic low level (normal operation), to a logic high level. When V_{MON} falls back down and the resistor divider voltage crosses V_{IT-} and signal that the system is approaching normal operating voltage levels once again. Make sure to set V_{MON} at a value below the absolute maximum voltage of the system in question.

$$V_{IT+} = \frac{R_2}{R_2 + R_1} \times V_{MON} \quad (2)$$

where

- R_1/R_3 and R_2/R_4 are the resistor values for the resistor divider connected to IN_x
- V_{MON} is the voltage source that is being monitored for an over-voltage condition
- V_{IT+} is the rising edge threshold where the comparator output changes state from low to high

Rearranging 方程式 2 and solving for R_1 yields 方程式 3. Set R_2/R_4 to a fixed value.

$$R_1 = \frac{V_{MON} - V_{IT+}}{V_{IT+}} \times R_2 \quad (3)$$

Using the nearest 1% resistors and the equation above, $R_1 = 300\text{ k}\Omega$, $R_2 = 1.33\text{ M}\Omega$, $R_3 = 953\text{ k}\Omega$, and $R_4 = 407\text{ k}\Omega$. To get the trip point as close as possible to rising threshold, V_{IT+} , V_{MON} are adjusted so that $V_{MON1} = 6.49\text{ V}$ and $V_{MON2} = 3.99\text{ V}$. Using equation 方程式 4 will determine when the output will fall low (crossing V_{IT-}). The over-voltage signal will go low when $V_{MON1} = 6.16\text{ V}$ and $V_{MON2} = 3.79\text{ V}$.

$$V_{MON} = \frac{R_2 + R_1}{R_2} \times V_{IT-} \quad (4)$$

where

- V_{MON} is the voltage at which the resistor divider crosses the falling threshold, V_{IT} .

Choose R_{TOTAL} (equal to $R1 + R2$ & $R3 + R4$) so that the current through the divider is approximately 100 times higher than the input current at the INx pins. The resistors can have high values to minimize current consumption as a result of low input bias current without adding significant error to the resistive divider. For details on sizing input resistors, see the [*Optimizing Resistor Dividers at a Comparator Input*](#) application report (SLVA450), available for download from [www\(ti\).com](http://www(ti).com).

8.2.1.3 Application Curve

图 8-2 shows the simulated results of monitoring two independent voltage rails for an over-voltage event.




图 8-2. Overvoltage Detection

8.2.2 Early Warning Detection

The TLV40x2-Q1 series can be used to monitor for early warning detection where OUT1 sends an early warning alert signal and OUT2 sends an alert signal. This type of topology can be used for sensitive systems so a warning alert can trigger before system shutdown occurs. The TLV4062-Q1 and TLV4082-Q1 also have adjustable INx inputs that can be configured to monitor voltages using external resistor divider, as shown in 图 8-3.




图 8-3. Early Warning Detection Schematic

8.2.2.1 Design Requirements

For this design, follow these requirements:

- $V_{MON} = 3.3V$
- Set the transition points $V_{MON1} = 3.5 V$ and $V_{MON2} = 3.9 V$

8.2.2.2 Detailed Design Procedure

Configure the circuit as shown in [图 8-3](#). Connect V_+ to a 3.3 V power rail and connect V_- to ground. The resistor network is used to create an early warning detection signal at OUT2, which will give a warning alert as V_{MON} approaches the max limit, changing state from a logic low to a logic high. OUT2 will stay high for a longer period until V_{MON} is no longer in the warning zone. OUT1 will be used when V_{MON} reaches the max limit and transition from a logic low to a logic high. This type of topology can be used for sensitive systems where advanced notice of the power supply over-voltage detection is needed.

Use V_{MON2} , the threshold for a low to high transition at OUT2, I_{IN_RES} , the current flow through the resistor network, to determine the minimum total resistance necessary to achieve the current consumption specification.

$$R_{total} = \frac{V_{MON\ 2}}{I_{IN_RES}} \quad (5)$$

where

- V_{MON2} is the target voltage at which OUT2 goes high when V_{MON} rises
- I_{IN_RES} is the current flowing through the resistor network

After R_{TOTAL} is determined, $R3$ can be calculated using [方程式 6](#). Select the nearest 1% resistor value for $R3$. In this case, $845\ k\Omega$ is the closest value.

$$R_3 = \frac{V_{IT+}}{I_{IN_RES}} \quad (6)$$

Use the voltage divider equation [方程式 7](#). The voltage divider equation controls the V_{MON1} voltage at which OUT1 will transition from a logic high to a logic low.

$$V_{IT+} = \frac{R_2 + R_3}{R_{TOTAL}} \times V_{MON\ 1} \quad (7)$$

where

- V_{MON1} is the target voltage at which OUT1 goes low when V_{MON} falls

Rearranging [方程式 7](#) to solve for $R2$ yields [方程式 8](#). Select the nearest 1% resistor value for $R2$. In this case, $55.6\ k\Omega$ is the closest value.

$$R_2 = \frac{R_{TOTAL}}{V_{MON\ 1}} \times V_{IT-} - R_3 \quad (8)$$

Use [方程式 9](#) to calculate $R1$. Select the nearest 1% resistor value for $R1$. In this case, $1.87\ M\Omega$ is a 1% resistor.

$$R_1 = R_{TOTAL} - R_2 - R_3 \quad (9)$$

8.2.2.3 Application Curve

图 8-4 shows the simulated results of the early warning detection circuit. OUT2 provides the early warning alert whereas OUT1 provides the warning alert.




图 8-4. Early Warning Detection

8.2.3 Additional Application Information

8.2.3.1 Pull-Up Resistor Selection

For the TLV4082-Q1 (open-drain outputs), care should be taken in selecting the pull-up resistor (R_{PU}) value to ensure proper output voltage levels. First, consider the required output high logic level requirement of the logic device that is being driven by the comparator when calculating the maximum R_{PU} value. When in a logic high output state, the output impedance of the comparator is very high but there is finite amount of leakage current that needs to be accounted for. Use the $|I_{LKG(OD)}|$ from the EC table and the $V_{IH(\min)}$ of the logic device being driven by the TLV4082 to determine R_{PU} using 方程式 10 .

$$R_{PU}(\max) = \frac{(V_{PU} - V_{IH(\min)})}{I_{0-LKG}} \quad (10)$$

Next determine the minimum value for R_{PU} by using the $V_{IL(\max)}$ of the logic device being driven by the TLV4082-Q1. In order for the comparator output to be recognized as a logic low, $V_{IL(\max)}$ is used to determine the upper boundary of the comparator's V_{OL} . $V_{OL(\max)}$ for the comparator is available in the EC table from specific sink current levels and can be found from the V_{OUT} versus I_{SINK} curve in the Typical Applications curve. A good design practice is to choose a value for V_{OL} that is $\frac{1}{2}$ the value of V_{IL} for the input logic device. The corresponding sink current and V_{OL} value will be needed to calculate the minimum R_{PU} . This method will ensure enough noise margin for the logic low level. With i_{SINK} determined and the corresponding R_{PU} obtained, the minimum R_{PU} is calculated with 方程式 11 .

$$R_{PU}(\min) = \frac{(V_{PU} - V_{OL(\max)})}{I_{SINK}} \quad (11)$$

Since the range of possible R_{PU} values is large, a value between $5\text{ k}\Omega$ and $100\text{k}\Omega$ is generally recommended. A smaller R_{PU} value provides faster output transition time and better noise immunity, while a larger R_{PU} value consumes less power when in a logic low output state.

8.2.3.2 INx Capacitor

Although not required in most cases, for extremely noisy applications, place a 1 nF to 100 nF bypass capacitor from the comparator input (INx) to the (V-) for good analog design practice. This capacitor placement reduces device sensitivity to transients.

9 Power Supply Recommendations

The TLV4062-Q1 and TLV4082-Q1 are designed to operate from an input voltage supply range between 1.5 V and 5.5V. An input supply capacitor is not required for this device; however, good analog practice is to place a 0.1- μF or greater capacitor between the V+ pin and the GND pin. This device has a 7-V absolute maximum rating on the V+ pin. If the voltage supply providing power to V+ is susceptible to any large voltage transient that can exceed 7 V, additional precautions must be taken.

For applications where INx is greater than 0 V before V+, and is subject to a startup slew rate of less than 200 mV per 1 ms, the output can be driven to logic high in error. To correct the output, cycle the INx lines below V_{IT^-} or sequence INx after V+.

10 Layout

10.1 Layout Guidelines

Place the V+ decoupling capacitor close to the device.

Avoid using long traces for the V+ supply node. The V+ capacitor, along with parasitic inductance from the supply to the capacitor, can form an LC tank circuit that creates ringing with peak voltages above the maximum V+ voltage.

10.2 Layout Example




图 10-1. Example SOT-23 Layout

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 支持资源

[TI E2E™ 支持论坛](#)是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| TLV4062QDBVRQ1 | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2DK5 | Samples |
| TLV4082QDBVRQ1 | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | 2DJ5 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV4062-Q1, TLV4082-Q1 :


- Catalog : [TLV4062](#), [TLV4082](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION

| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TLV4062QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| TLV4082QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.0 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV4062QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| TLV4082QDBVRQ1 | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |


PACKAGE OUTLINE

DBV0006A



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/E 02/2024

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/E 02/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址 : Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024, 德州仪器 (TI) 公司