









THVD1330 ZHCSNY7 - SEPTEMBER 2023

THVD1330 具有 IEC ESD 保护功能的 32Mbps 3.3V RS485 收发器

1 特性

- 符合或超出 TIA/EIA-485A 标准要求
- 3 V 至 3.6 V 的电源电压
- 半双工 RS-422/RS-485
- 高速运行:32Mbps 最大数据速率
- 总线 I/O 保护
 - ±16kV HBM ESD
 - ±8kV IEC 61000-4-2 接触放电
- 工业级工作温度范围:
 - -40°C 至 125°C
- 总线共模范围: -7 V 至 12V
- 低关断电流:5µA(最大值)
- 适用于热插拔功能的无干扰上电或断电
- 开路、短路和空闲总线失效防护接收器

2 应用

- 无线基础设施
- 工厂自动化与控制
- 楼宇自动化
- 电网基础设施

3 说明

THVD1330 是一款适用于工业应用的稳健半双工 RS-485 收发器。这些总线引脚可耐受高级别的 IEC 接 触放电 ESD 事件,因此无需使用其他系统级保护元 件。发射器和接收器都能够以最大 32Mbps 的信令速 率运行。该器件进行了优化,可实现较小的传播延迟变 化,以支持基带单元 (BBU) 和远程无线电单元 (RRU) 等时间敏感型应用。

该器件由 3.3V 单电源供电。总线引脚具备宽共模电压 范围和低输入泄漏,从而使 THVD1330 适用于长线缆 上的多点应用。

THVD1330 采用可实现快插兼容性的业界通用 8 引脚 SOIC 封装。该器件的温度范围是 -40°C 至 125°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
THVD1330	SOIC (D , 8)	4.9mm × 6mm

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。






Table of Contents

1 特性	1	8.3 Feature Description	12
2 应用		8.4 Device Functional Modes	
3 说明		9 Application and Implementation	14
4 Revision History		9.1 Application Information	14
5 Pin Configuration and Functions		9.2 Typical Application	14
6 Specifications		9.3 Power Supply Recommendations	19
6.1 Absolute Maximum Ratings		9.4 Layout	20
6.2 ESD Ratings		10 Device and Documentation Support	<mark>2</mark>
6.3 Recommended Operating Conditions		10.1 第三方产品免责声明	<mark>2</mark>
6.4 Thermal Information		10.2 Device Support	2°
6.5 Electrical Characteristics	<mark>5</mark>	10.3 接收文档更新通知	<mark>2</mark>
6.6 Switching Characteristics	6	10.4 支持资源	2 ⁻
6.7 Typical Characteristics	8	10.5 商标	
7 Parameter Measurement Information		10.6 静电放电警告	
8 Detailed Description	12	10.7 术语表	
8.1 Overview		11 Mechanical, Packaging, and Orderable	
8.2 功能方框图	12	Information	2 ²

4 Revision History

Date	Revision	Notes
September 2023	*	Initial release



5 Pin Configuration and Functions




图 5-1. D Package, 8-Pin SOIC (Top View)

表 5-1. Pin Functions

	PIN	TVDE	DESCRIPTION
NAME	NO.	TYPE	DESCRIPTION
R	1	Digital output	Receive data output
RE	2	2 Digital input Receiver enable, active low (internal pull-up)	
DE	3	Digital input	Driver enable, active high (internal pull-down)
D	4	Digital input	Driver data input
GND	5	Ground	Local device ground
Α	6	Bus input/output	Bus I/O port, A (complementary to B)
В	7	Bus input/output	Bus I/O port, B (complementary to A)
V _{CC}	8	Power	3.3 V supply



6 Specifications

6.1 Absolute Maximum Ratings

(1)(2)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	- 0.3	6	V
Bus voltage	Voltage at any bus pin (A or B)	- 9	14	V
Input voltage	Voltage at any logic pin (D, DE or RE)	- 0.5	6	V
Receiver output current	lo	- 11	11	mA
Junction temperature, T _J			170	°C
Storage temperature, T _{stg}		- 55	145	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) All voltage values are with respect to Ground terminal

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	Electrostatic discharge	Contact discharge, per IEC61000-4-2	Bus terminals and GND	±8,000	
		Human-body model (HBM), per ANSI/	Bus terminals and GND	±16,000	
		ESDA/JEDEC JS-001 ⁽¹⁾	All pins except bus terminals and GND	±4,000	V
		Charged-device model (CDM), per JEDEC C101 ⁽²⁾	±1,000		

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	3	3.3	3.6	V
VI	Input voltage at any bus terminal (separately or common mode) ⁽¹⁾	- 7		12	V
V _{IH}	High-level input voltage (driver, driver enable, and receiver enable inputs)	2		V _{CC}	V
V _{IL}	Low-level input voltage (driver, driver enable, and receiver enable inputs)	0		0.8	V
V_{ID}	Differential input voltage	- 12		12	V
Io	Output current, driver	- 60		60	mA
I _{OR}	Output current, receiver	- 8		8	mA
R _L	Differential load resistance	54	60		Ω
1/t _{UI}	Signaling rate			32	Mbps
T _A	Operating ambient temperature	- 40		125	°C

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

Product Folder Links: THVD1330

Copyright © 2023 Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		THVD1330	
	THERMAL METRIC ⁽¹⁾		UNIT
		8 PINS	
R _{θ JA}	Junction-to-ambient thermal resistance	116.7	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	56.3	°C/W
R ₀ JB	Junction-to-board thermal resistance	63.4	°C/W
ψJT	Junction-to-top characterization parameter	8.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	62.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

	PARAMETER		TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
Driver								
		$R_L = 60 \Omega$, -7 $V \leqslant V_t$	_{est} ≤ 12 V, See Figure	e 6-1	1.5			V
voitage magnitude		$R_L = 54 \Omega$, See Figur	re 6-2		1.5			V
		No load			2		3.6	V
Δ V _{OD}	Change in differential output voltage	$R_L = 54 \Omega$, See Figur	re 6-2		- 50		50	mV
V _{oc}	Common-mode output voltage	$R_L = 54 \Omega$, See Figur	re 6-2		1.4		2.5	V
V _{OC(SS)}	Change in steady-state common-mode output voltage	R_L = 54 Ω , See Figu	re 6-2		- 50		50	mV
V _{OC(pp)}	Peak-to-peak common- mode output voltage	$R_L = 54 \Omega$, $C_L = 50 pF$	R_L = 54 Ω , C_L =50pF, PRR=500KHz, See Figure 6-2			400		mV
I _{OS}	Short-circuit output current	DE = V _{CC} , -7 V <v<sub>O < other bus line floating</v<sub>	< 12 V, Voltage applied	d on one bus line with	- 250		250	mA
C _{OD}	Differential output capacitance	V _I =0.4 sin (4E6 π t) +	0.5 V, DE=0			16		pF
Receive	r				•			
			V - 26 V	V _I = 12 V		200	500	
	Bus input current		$V_{CC} = 3.6 \text{ V}$	V _I = -7 V	- 400	- 200		
l _l	Bus input current		V _{CC} = 0 V	V _I = 12 V		250	500	μA
			VCC - U V	V _I = -7 V	- 400	- 150		
V _{TH+}	Positive-going input- threshold voltage ⁽¹⁾					- 75	- 20	mV
V _{TH-}	Negative-going input- threshold voltage ⁽¹⁾	Over common-mode	range of (+12V,-7V)		- 200	- 125		mV
V _{HYS}	Input hysteresis					50		mV
V _{OH}	Output high voltage	I _{OH} = -8 mA			2.4			V
V _{OL}	Output low voltage	I _{OL} = 8 mA					0.4	V
I _{OZ}	Output high-impedance current	$V_{O} = 0 \text{ V or } V_{CC}, \overline{RE}$	$_{\rm O}$ = 0 V or V _{CC} , $\overline{\rm RE}$ = V _{CC}		- 1		1	μΑ
C _{ID}	Differential input capacitance	VI=0.4 sin (4E6 π t) +	0.5 V, DE=0			15		pF



6.5 Electrical Characteristics (续)

over operating free-air temperature range, Typical values are at 25 $^{\circ}{\rm C}$ and 3.3 V supply (unless otherwise noted)

	PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
Logic							
	Input current DE	V _{IN} = 5V		0		100	μΑ
	Input current DE	V _{IN} = 0V		0		100	μΑ
	Input current D	V _{IN} = 5V		- 100		0	μΑ
I _{IN}	Input current D	V _{IN} = 0V	_{IN} = 0V			0	μΑ
	Leavest Accessed (DE)	V _{IN} = 2V		- 30		0	μΑ
	Input current (RE)	V _{IN} = 0.8V		- 30		0	μΑ
Therma	l Protection					I	
T _{SHDN}	Thermal shutdown threshold	Temperature rising		150	170		°C
T _{HYS}	Thermal shutdown hysteresis				10		°C
Supply						1	
		Driver and receiver enabled	\overline{RE} = 0 V, DE = V_{CC} , No load			2	mA
	Cupply ourrant	Driver enabled, receiver disabled	$\overline{RE} = V_{CC}$, DE = V_{CC} , No load			1.5	mA
I _{CC}	Supply current (quiescent)	Driver disabled, receiver enabled	RE = 0 V, DE = 0 V, No load			1.5	mA
		Driver and receiver disabled	$\overline{RE} = V_{CC}$, $DE = 0$ V, $D = V_{CC}$, No load			5	μА

⁽¹⁾ Under any specific conditions, V_{TH+} is assured to be at least V_{HYS} higher than V_{TH-} .

6.6 Switching Characteristics

Over recommended operating conditions

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT			
Driver: 32Mbps										
t _r , t _f	Differential output rise/fall time	$R_L = 54 \Omega$, $C_L = 50 \text{pF}$,		3	4.5	10	ns			
t _{PHL} , t _{PLH}	Propagation delay	PRR=500KHz, Across full		5	8.5	16	ns			
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}	range of process, voltage and temperature	See Figure 6-3			1.5	ns			
t _{SK(PP)}	Part to part skew		See Figure 6 6			6	ns			
t _{PHL} , t _{PLH}	Propagation delay	$R_L = 54 \Omega$, $C_L = 50 pF$, $V_{CC} = 3.3 V$ +/ 3%, $T_A = -20 ^{\circ}C$ to 85 $^{\circ}C$		6		13.8	ns			
t _{PHZ}	Disable time	PRR = 500KHz, R_L = 110 Ω , C_L = 50 pF				25	ns			
t _{PLZ}	Disable time	PRR = 500KHz, R_L = 110 Ω , C_L = 50 pF				26	ns			
t _{PZH}	Enable time	\overline{RE} = 0 V, PRR = 500KHz, R _L	See Figure 6-4 and Figure 6-5			31	ns			
t _{PZL}	- Enable unie	= 110 Ω , $C_L = 50 pF$	I igui o o o			26	ns			
t _{PZH2}		$\overline{RE} = V_{CC}$, PRR = 100KHz, R _L				6	μs			
t _{PZL2}	Enable time	= 110 $\Omega \pm$ 1%, C _L = 50 pF \pm 20%, 50% to 2.3V				6	μs			
Receiver:	32Mbps	<u>'</u>				<u> </u>				



6.6 Switching Characteristics (续)

Over recommended operating conditions

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
t _r , t _f	Differential output rise/fall time	PRR = 500KHz, C _L = 15pF,		1	2	5	ns
t _{PHL} , t _{PLH}	Propagation delay	Across process, full range of		12.5	20	25	ns
t _{SK(P)}	Pulse skew, t _{PHL} - t _{PLH}	voltage and ambient temperature			1.5	ns	
t _{SK(PP)}	Part to part skew		See Figure 6-6			8	ns
t _{PHL} , t _{PLH}	Propagation delay	PRR = 500KHz, C_L = 15pF, V_{CC} = 3.3V +/- 3%, T_A = -20°C to 85°C		13		20	ns
t _{PHL} , t _{PLH}	Propagation delay	PRR = 500KHz, C_L = 30pF, V_{CC} = 3.3V +/- 3%, T_A = -20°C to 85°C		13.4		21	ns
t _{PHZ}	Output disable time from high-level	PRR = 500KHz, C _L = 15 pF				20	ns
t _{PLZ}	Output disable time from low-level	PRR = 500KHz, C _L = 15 pF				15	ns
t _{PZH}	Output enable time to high-level	$DE = V_{CC}$, PRR = 500KHz,	See Figure 6-7 and			15	ns
t _{PZL}	Output enable time to low- level	C _L = 15pF	Figure 6-8			15	ns
t _{PZH2}	Output enable time to high-level	DE = 0V , PRR = 100KHz, 50% to 1.5V, C _L = 15pF ± 20%				6	μs
t _{PZL2}	Output enable time to low-level					6	μs



6.7 Typical Characteristics




图 6-1. Driver Output voltage vs Driver Output Current




图 6-2. Driver Differential Output voltage vs Driver Output Current




图 6-3. Supply Current vs Supply Voltage




图 6-4. Driver output differential voltage vs Temperature




图 6-5. Supply Current vs Signal Rate

Product Folder Links: THVD1330

 $DE = V_{CC}$



7 Parameter Measurement Information





图 7-1. Measurement of Driver Differential Output Voltage With Common-Mode Load








图 7-2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load






Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, t_{r} < 60 ns, t_{f} < 6 ns Z_{O} = 50 $\,^{\Omega}$

图 7-3. Driver Switching Test Circuit and Voltage Waveforms




Copyright $\ensuremath{\texttt{@}}$ 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, t_r < 60 ns, t_f < 6 ns Z_O = 50 Ω

图 7-4. Driver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms






Copyright © 2017, Texas Instruments Incorporated

Generator: PRR = 500 kHz, 50% Duty Cycle, t_{r} < 60 ns, t_{f} < 6 ns Z_{O} = 50 $\,^{\Omega}$

图 7-5. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω





图 7-6. Receiver Switching Test Circuit and Voltage Waveforms

提交文档反馈

Copyright © 2023 Texas Instruments Incorporated

10





Generator: PRR = 500 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω





图 7-7. Receiver Enable and Disable Time Test Circuit and Voltage Waveforms With Drivers Enabled



Generator: PRR = 100 kHz, 50% Duty Cycle, t_r <6 ns, t_f <6 ns, Z_o = 50 Ω




图 7-8. Receiver Enable Time From Standby (Driver Disabled)

11


English Data Sheet: SLLSFN8

8 Detailed Description

8.1 Overview

The THVD1330 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 32 Mbps. This device has active-high driver enable and active-low receiver enable. Disabling both driver and receiver can achieve a standby current of less than 5 $\,\mu$ A.

8.2 功能方框图



8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ±8 kV (Contact Discharge).

The THVD1330 provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. With a input hysteresis (typical) of $V_{HYS} = 50$ mV, the receiver output remains logic high under a bus-idle or bus-short conditions without the need for external failsafe biasing resistors. Device operation is specified over a wide temperature range from -40° C to 125° C.

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION
D	DE	Α	В	TONOTION
Н	Н	Н	L	Actively drive bus high
L	Н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default

表 8-1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLLSFN8



disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

表 8-2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
V _{ID} = V _A - V _B	RE	R	FUNCTION
V _{IT+} < V _{ID}	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT-}	L	L	Receive valid bus low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The THVD1330 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

- Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic, whether the driver is transmitting data or not.
- Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high, and as a receiver when the direction-control line is low.
- Only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




图 9-1. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that is used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.


9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 300 kbps at

Product Folder Links: THVD1330

Copyright © 2023 Texas Instruments Incorporated







distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

15



9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub is less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in 方程式 1.

$$L_{(STUB)} \leq 0.1 \times t_r \times v \times c \tag{1}$$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light (3 × 10⁸ m/s)
- v is the signal velocity of the cable or trace as a factor of c

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Connecting up to 64 receivers to the bus is possible because the THVD1330 consists of 1/2 UL transceivers.

9.2.1.4 Receiver Failsafe

The differential receivers of the THVD1330 are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- · Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is less than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the Table 7-2, differential signals less than -200 mV always cause a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output is high. Only when the differential input is more than V_{HYS} below V_{IT+} does the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT+} .

Product Folder Links: THVD1330

Copyright © 2023 Texas Instruments Incorporated

9.2.1.5 Transient Protection

The bus pins of the THVD1330 transceiver family include on-chip ESD protection against ± 16 -kV HBM and ± 8 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.




图 9-2. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers can choose to implement protection against longer duration transients, typically referred to as surge transients.

9.2.2 Detailed Design Procedure

To protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. 图 9-3 suggest a protection circuit against 1 kV surge (IEC 61000-4-5) transients. 表 9-1 shows the associated Bill of Materials.




图 9-3. Transient Protection Against ESD, EFT, and Surge Transients for Half-Duplex Devices

表 9-1. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER ⁽¹⁾	
XCVR	RS-485 transceiver	THVD1330	TI	
R1	10. O pulse proof thick film register	CRCW0603010RJNEAHP	Vishav	
R2	-10-Ω, pulse-proof thick-film resistor	CICOVOUCO TORGINEATIF	Visitay	



表 9-1. Bill of Materials (续)

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER ⁽¹⁾
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

(1) See the Third-Party Products Disclaimer.



9.2.3 Application Curves

🗵 9-4 shows typical supply current consumption of the device at 54 Ω load and 50 pF load capacitor with driver enabled and data is toggled at varying data rates.




图 9-4. Supply Current vs Signal Rate

9.3 Power Supply Recommendations

For reliable operation at all data rates and supply voltages, each supply is decoupled with a 100 nF ceramic capacitor located as close as possible to the supply pins. This helps reduce supply voltage ripple present on the outputs of switched-mode power supplies. This also helps to compensate for the resistance and inductance of the PCB power planes.

Product Folder Links: THVD1330

19



9.4 Layout

9.4.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices to protect against surge transients that occurs in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques are applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC} pins of transceiver, UART and controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via inductance.
- 6. Use 1-k Ω to 10-k Ω pullup and pulldown resistors for enable lines to limit noise currents in theses lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.

9.4.2 Layout Example




图 9-5. Layout Example

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLLSFN8



10 Device and Documentation Support

10.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.2 Device Support

10.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

10.5 商标

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

Product Folder Links: THVD1330

21



www.ti.com 17-Oct-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
THVD1330DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T1330	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司