








SN74LVC11A

ZHCSUN7 - FEBRUARY 2024





SN74LVC11A 三路 3 输入与门

1 特性

- 工作范围为 1.2V 至 3.6V
- 5.5V 容限输入引脚
- 支持标准引脚排列
- 闩锁性能超过 250mA, 符合 JESD 17 规范
- ESD 保护性能超过 JESD 22 规范要求
 - 2000V 人体放电模型 (A114-A)
 - 1000V 组件充电模式 (C101)

2 应用

- 将电源正常信号进行结合
- 使能数字信号


3 说明

此器件包含三个独立 3 输入与门。每个逻辑门以正逻 辑执行布尔函数 Y = A × B × C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾	封装尺寸(标称值) (3)				
	D (SOIC , 14) (4)	8.65mm x 6mm	8.65mm × 3.9mm				
SN74LVC11A	BQA (WQFN , 14)	3mm × 2.5mm	3mm × 2.5mm				
	PW (TSSOP , 14) (4)	5mm × 6.4mm	5mm × 4.4mm				

- 有关更多信息,请参阅 节 11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)
- (3) 封装尺寸(长×宽)为标称值,不包括引脚。
- (4) 仅限预发布封装。



功能引脚分配

English Data Sheet: SCLS993




Table of Contents

1 特性 1	7.3 Feature Description	11
2 应用1	7.4 Device Functional Modes	
3 说明1	8 Application and Implementation	13
4 Pin Configuration and Functions3	8.1 Application Information	13
5 Specifications4	8.2 Typical Application	
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations	15
5.2 ESD Ratings4	8.4 Layout	15
5.3 Recommended Operating Conditions4	9 Device and Documentation Support	16
5.4 Thermal Information5	9.1 Documentation Support	16
5.5 Electrical Characteristics5	9.2 接收文档更新通知	16
5.6 Switching Characteristics6	9.3 支持资源	16
5.7 Noise Characteristics6	9.4 Trademarks	16
5.8 Typical Characteristics7	9.5 静电放电警告	16
6 Parameter Measurement Information10	9.6 术语表	16
7 Detailed Description11	10 Revision History	16
7.1 Overview11	11 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram11	Information	16
-		



4 Pin Configuration and Functions






图 4-1. SN74LVC11A BQA Package, 14-Pin WQFN (Top View)

图 4-2. SN74LVC11A D or PW (Preview) Packages, 14-Pin SOIC or TSSOP (Top View)

表 4-1. Pin Functions

PIN TYPE ⁽¹⁾		TVDE(1)	DESCRIPTION		
NAME	NO.	1176/	DESCRIPTION		
1A	1	Input	Channel 1, Input A		
1B	2	Input	Channel 1, Input B		
2A	3	Input	Channel 2, Input A		
2B	4	Input	Channel 2, Input B		
2C	5	Input	Channel 2, Input C		
2Y	6	Output	Channel 2, Output Y		
GND	7	_	Ground		
3Y	8	Output	Channel 3, Output Y		
3A	9	Input	Channel 3, Input A		
3B	10	Input	Channel 3, Input B		
3C	11	Input	Channel 3, Input C		
1Y	12	Output	Channel 1, Output Y		
1C	13	Input	Channel 1, Input C		
V _{CC}	14	_	Positive Supply		
Thermal Pa	d ⁽²⁾	_	The thermal pad can be connected to GND or left floating. Do not connect to any other signal or supply.		

- (1) I = input, O = output, I/O = input or output, G = ground, P = power.
- (2) BQApackage only.



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			-0.5	6.5	V
V _I	Input voltage range ⁽²⁾	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Output voltage range ⁽²⁾			-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	VI	< 0V		-50	mA
I _{OK}	Output clamp current	Vo) < 0V		-50	mA
Io	Continuous output current				±50	mA
Io	Continuous output current throu	ugh V _{CC} or GN	ND		±100	mA
TJ	Junction temperature		-65	150	°C	
T _{stg}	Storage temperature			-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000		
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	, v	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN	MAX	UNIT
V _{CC}	Supply voltage		1.2	3.6	V
VI	Input voltage			5.5	V
Vo	Output voltage	(High or low state)		V _{CC}	V
		V _{CC} = 1.8V		-4	
1	High lovel output current	V _{CC} = 2.3V		-8	mA
I _{OH}	High-level output current	V _{CC} = 2.7V		-12	IIIA
		V _{CC} = 3V		-24	
		V _{CC} = 1.8V		4	
	Low-level output current	V _{CC} = 2.3V		8	mA
I _{OL}		V _{CC} = 2.7V		12	IIIA
		V _{CC} = 3V		24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C
V _{IH}	High-level input voltage	V _{CC} = 1.2V	0.78		V
V _{IH}	High-level input voltage	V _{CC} = 1.5V	0.975		V
V _{IH}	High-level input voltage	V _{CC} = 1.65V	1.075		V
V _{IH}	High-level input voltage	V _{CC} = 1.95V	1.2675		V

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: SN74LVC11A

5.3 Recommended Operating Conditions (续)

over operating free-air temperature range (unless otherwise noted)

Specifications	Description	Condition	MIN MAX	UNIT
V _{IH}	High-level input voltage	V _{CC} = 2.3V	1.7	V
V _{IH}	High-level input voltage	V _{CC} = 2.7V	1.7	V
V _{IH}	High-level input voltage	V _{CC} = 3.6V	2	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.2V	0.42	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.5V	0.525	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.65V	0.5775	V
V _{IL}	Low-Level input voltage	V _{CC} = 1.95V	0.6825	V
V _{IL}	Low-Level input voltage	V _{CC} = 2.3V	0.7	V
V _{IL}	Low-Level input voltage	V _{CC} = 2.7V	0.7	V
V _{IL}	Low-Level input voltage	V _{CC} = 3.6V	0.8	V

5.4 Thermal Information

THERMAL METRIC(1)		PW (TSSOP)	D (SOIC)	BQA (WQFN)	LINUT
		14 PINS	14 PINS	14 PINS	UNIT
R _{0JA}	Junction-to-ambient thermal resistance	150.8	127.8	102.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	78.3	81.9	96.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	93.8	84.4	70.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	24.7	39.6	16.6	°C/W
Y_{JB}	Junction-to-board characterization parameter	93.2	83.9	70.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	50.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

5.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V _{CC}	-40°C to	125°C		
PARAMETER			MIN	TYP	MAX	UNIT
V _{OH}	I _{OH} = -100μA	1.2V to 3.6V	V _{CC} - 0.2			V
V _{OH}	I _{OH} = -4mA	1.65V	1.2	1.53		V
V _{OH}	I _{OH} = -8mA	2.3V	1.75	2.1		V
V _{OH}	I - 40m A	2.7V	2.2	2.45		V
V _{OH}	— I _{OH} = −12mA	3V	2.4	2.7		V
V _{OH}	I _{OH} = –24mA	3V	2.2	2.47		V
V _{OL}	I _{OH} = 100μA	1.2V to 3.6V			0.2	V
V _{OL}	I _{OH} = 4mA	1.65V		0.08	0.45	V
V _{OL}	I _{OH} = 8mA	2.3V		0.15	0.7	V
V _{OL}	I _{OH} = 12mA	2.7V		0.23	0.4	V
V _{OL}	I _{OH} = 24mA	3V		0.42	0.55	V
I _I	V _I = V _{CC} or GND	3.6V		±1	±5	μΑ
l _{off}	V _I or V _O = V _{CC}	0V		±1	±10	μΑ
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6V		1	40	μΑ
ΔI _{CC}	One input at V_{CC} - 0.6V, other inputs at V_{CC} or GND	2.7V to 3.6V		20	500	μΑ

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈



5.5 Electrical Characteristics (续)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	-40°C to 125°C	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN TYP MAX	
C _I	V _I = V _{CC} or GND	3.3V	4.9	pF
C _O	V _O = V _{CC} or GND	3.3V	6.3	pF
C _{PD}	f = 10MHz	1.8V	31	pF
C _{PD}	f = 10MHz	2.5V	31	pF
C _{PD}	f = 10MHz	3.3V	32	pF
	Outputs disabled, f = 10MHz	1.8V	2	
C _{PD}		2.5V	3	pF
		3.3V	4	

5.6 Switching Characteristics

over operating free-air temperature range; typical values measured at T_A = 25°C (unless otherwise noted). See *Parameter Measurement Information*

PARAMETER	FROM	TO (OUTDUT)	LOAD CAPACITANCE	V	-40°C to 125°C			UNIT
	(INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	V _{cc}	MIN	TYP	MAX	UNII
	A Por C	V	C _L = 15pF	1.2V		12	20	no
t _{pd}	A, B or C	C Y C _L = 15	C _L = 15pF	1.5V		9	11	ns
		Y	C _L = 30pF	1.8V ± 0.15V		3.8	10.2	
	A, B or C		C _L = 30pF	2.5V ± 0.2V		2.6	6.9	no
t _{pd}	A, B of C		C _L = 50pF	2.7V		2.8	4.8	ns
			C _L = 50pF	3.3V ± 0.3V		2.5	4.1	
t _{sk(o)}				3.3V ± 0.3V			1.5	ns


5.7 Noise Characteristics

VCC = 3.3V, CL = 50pF, TA = 25°C

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.9	0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.8	-0.3		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	2.2	3.3		V
V _{IH(D)}	High-level dynamic input voltage	2.0			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

5.8 Typical Characteristics


T_A = 25°C (unless otherwise noted)





5.8 Typical Characteristics (continued)


T_A = 25°C (unless otherwise noted)





5.8 Typical Characteristics (continued)

T_A = 25°C (unless otherwise noted)






6 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \le 1MHz$, $Z_O = 50\Omega$.


For clock inputs, f_{max} is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C_L includes probe and test-fixture capacitance.

图 6-1. Load Circuit for Push-Pull Outputs



(1) The greater between $t_{\textrm{PLH}}$ and $t_{\textrm{PHL}}$ is the same as $t_{\textrm{pd}}.$

图 6-2. Voltage Waveforms Propagation Delays



(1) The greater between t_{r} and t_{f} is the same as t_{t} .

图 6-3. Voltage Waveforms, Input and Output Transition Times




7 Detailed Description

7.1 Overview

This device contains three independent 3-input AND gates. Each gate performs the Boolean function $Y = A \times B \times C$ in positive logic.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the *Electrical Characteristics - 74*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics - 74*, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

7.3.2 Balanced CMOS Push-Pull Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to over-current. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

The SN74LVC11A can drive a load with a total capacitance less than or equal to the maximum load listed in the *Switching Characteristics -74* connected to a high-impedance CMOS input while still meeting all of the data sheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the *Absolute Maximum Ratings*.

7.3.3 Clamp Diode Structure

图 7-1 shows the inputs and outputs to this device have negative clamping diodes only.

小心

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Product Folder Links: SN74LVC11A

Copyright © 2024 Texas Instruments Incorporated




图 7-1. Electrical Placement of Clamping Diodes for Each Input and Output

7.4 Device Functional Modes

表 7-1. Function Table⁽¹⁾

	OUTPUT			
Α	В	С	Υ	
Н	Н	Н	Н	
L	Х	Х	L	
X	L	Х	L	
Х	Х	L	L	

(1) H = high voltage level, L = low voltage level, X = do not care

English Data Sheet: SCLS993

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

In this application, this device is used to directly control the RESET pin of a motor controller. The controller requires three input signals to all be HIGH before being enabled, and should be disabled in the event that any one signal goes LOW. The 3-input AND gate function combines the three individual reset signals into a single active-low reset signal.

8.2 Typical Application




图 8-1. Typical Application Schematic

8.2.1 Design Requirements

8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the electrical characteristics of the device as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC11A plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74LVC11A plus the maximum supply current, I_{CC}, listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74LVC11A can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50pF.

The SN74LVC11A can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the

Product Folder Links: SN74LVC11A

13



output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in the *CMOS Power Consumption* and *Cpd Calculation* application note.

Thermal increase can be calculated using the information provided in the *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices* application note.

小心

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

8.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74LVC11A (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A $10k\Omega$ resistor value is often used due to these factors.

The SN74LVC11A has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

8.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OI} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the Feature Description section for additional information regarding the outputs for this device.

8.2.2 Detailed Design Procedure

- Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in *Layout Examples*.
- 2. Ensure the capacitive load at the output is ≤ 70pF. This is not a hard limit; by design, however, it will optimize performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC11A to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / I_O(max)) \Omega$, so that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in mega ohms; much larger than the minimum calculated previously.

Instruments

4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

8.2.3 Application Curves




图 8-2. Typical Application Timing Diagram

8.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Recommended Operating Conditions. Each V_{CC} terminal should have a bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Layout Example.

8.4 Layout

8.4.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

8.4.2 Layout Example




图 8-3. Example Layout for the SN74LVC11A

Product Folder Links: SN74LVC11A

提交文档反馈



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, CMOS Power Consumption and Cpd Calculation application note
- Texas Instruments, Designing With Logic application note
- Texas Instruments, Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices application note
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

9.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*通知* 进行注册,即可每周接收产品信息更改摘 要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索 现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理 和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参 数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

DATE	REVISION	NOTES
February 2024	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

提交文档反馈

Copyright © 2024 Texas Instruments Incorporated

English Data Sheet: SCLS993

www.ti.com 19-Mar-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC11ABQAR	ACTIVE	WQFN	BQA	14	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC11A	Samples
SN74LVC11APWR	ACTIVE	TSSOP	PW	14	3000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LVC11A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

www.ti.com 19-Mar-2024

OTHER QUALIFIED VERSIONS OF SN74LVC11A:

Automotive: SN74LVC11A-Q1

NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC11ABQAR	WQFN	BQA	14	3000	180.0	12.4	2.8	3.3	1.1	4.0	12.0	Q1
SN74LVC11APWR	TSSOP	PW	14	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 26-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC11ABQAR	WQFN	BQA	14	3000	210.0	185.0	35.0
SN74LVC11APWR	TSSOP	PW	14	3000	356.0	356.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



2.5 x 3, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



www.ti.com

PLASTIC QUAD FLAT PACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC QUAD FLAT PACK-NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLAT PACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司