







#### SN55LVDS31, SN65LVDS31, SN65LVDS3487, SN65LVDS9638

ZHCSN67N - JULY 1997 - REVISED APRIL 2021

## SNx5LVDSxx 高速差分线路驱动器

## 1 特性

- 符合或者超过 ANSI TIA/EIA-644 标准的要求
- 具有 350mV 的典型输出电压和 100 Ω 负载的低压 差分信号传输
- 典型输出电压上升和下降次数为 500ps (400Mbps 时)
- 典型传播延迟时间为 1.7ns
- 由一个单 3.3V 电源供电运行
- 每个驱动器在 200MHz 上的功率耗散典型值为 25mW
- 当被禁用或  $V_{CC} = 0$  时,驱动器处于高阻抗状态
- 总线-端子静电放电 (ESD) 保护超过 8kV
- 低压 TTL(LVTTL) 逻辑输入电平
- 与 AM26LS31、MC3487 和 μ A9638 引脚兼容
- 用于需要冗余的空间和高可靠性应用的冷备份

## 2 应用

- 无线基础设施
- 电信基础设施
- 打印机


## 3 说明


SN55LVDS31、SN65LVDS31、SN65LVDS3487 和 SN65LVDS9638 器件是差分线路驱动器,可实现低电 压差分信号 (LVDS) 的电气特性。这个信号传输技术降 低了 5V 差分标准电平(例如 TIA/EIA-422B)的输出 电压电平,从而减少了功耗、增加了开关速度、并可实 现 3.3V 电源轨供电下的运行。启用后,四个电流模式 驱动器中的任何一个都将向 100 Ω 负载提供最小 247mV 的差分输出电压幅度。


## 器件信息(1)

器件型号	封装	封装尺寸 ( 标称值 )			
	LCCC (20)	8.89mm × 8.89mm			
SN55LVDS31	CDIP (16)	19.56mm × 6.92mm			
	CFP (16)	10.30mm × 6.73mm			
	SOIC (16)	9.90mm x 3.91mm			
SN65LVDS31	SOP (16)	10.30mm × 5.30mm			
	TSSOP (16)	5.00mm × 4.40mm			
SN65LVDS3487	SOIC (16)	9.90mm x 3.91mm			
SN03LVD33407	TSSOP (16)	5.00mm × 4.40mm			
	SOIC (8)	4.90mm × 3.91mm			
SN65LVDS9638	VSSOP (8)	3.00mm × 3.00mm			
	HVSSOP (8)	3.00mm × 3.00mm			

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。







等效输入和输出原理图



## **Table of Contents**

1 特性	1 9.2 Functional Block Diagram	14
2 应用	1 9.3 Feature Description	
	0.45 : E :: 184 :	16
4 Revision History		17
5 说明(续)	40 4 A l' t' l f t'	17
6 Pin Configuration and Functions		17
7 Specifications		<mark>23</mark>
7.1 Absolute Maximum Ratings <sup>(1)</sup>		<mark>2</mark> 4
7.2 ESD Ratings		24
7.3 Recommended Operating Conditions		26
7.4 Thermal Information	40 D. C.	28
7.5 Electrical Characteristics: SN55LVDS31	10.1 Davisa Cummant	28
7.6 Electrical Characteristics: SN65LVDSxxxx	12.2 Decumentation Current	
7.7 Switching Characteristics: SN55LVDS31	400 + 1+ 27 NE	<mark>28</mark>
7.8 Switching Characteristics: SN65LVDSxxxx	10.4 = 1	
7.9 Typical Characteristics		28
8 Parameter Measurement Information		
9 Detailed Description		
9.1 Overview.		20
4 Revision History	auticion N (Auril 2004)	Do
Changes from Revision M (August 2014) to Re	evision N (April 2021)	Page
Added thermal data for SN65LVDS9638 in DC	GK package	6
Changes from Revision L (July 2007) to Revis	ion M (August 2014)	Page
• 添加了 <i>引脚配置和功能</i> 部分、 <b>ESD</b> 等级表、	特性说明部分、器件功能模式、应用和实现部分、	电源相关建
	及机械、封装和可订购信息部分	
Changes from Revision K (March 2004) to Rev	vision L (July 2007)	Page
, ,	VISION E (July 2007)	
Added Cold Sparing information		14





## 5 说明(续)

这些器件和信号传输技术的预期应用是通过约 100 Ω 的受控阻抗介质进行点对点和多点 (一个驱动器和多个接收器)数据传输。此传输介质可以是印刷电路板走线、底板、或者电缆。数据传输的最终速率和距离取决于介质的衰减特性和环境的噪声耦合。

SN65LVDS31、SN65LVDS3487 和 SN65LVDS9638 器件的额定工作温度范围为 - 40°C 至 85°C。SN55LVDS31器件的额定工作温度范围为 - 55°C 至 125°C。

## **6 Pin Configuration and Functions**






SN65LVDS3487D (Marked as LVDS3487 or 65LVDS3487)

(TOP VIEW)									
1A [	<sub>1</sub> U	16 V <sub>CC</sub> 15 4A 14 4Y							
1Y [	2	15 4A							
1Z [ 1,2EN [	3	14 <b>]</b> ] 4Y							
	4	13 <b>]</b> 4Z							
2Z [	5	13							
2Y [	6	11 🛮 3Z							
2A [	7	10 3Y							
GND [	8	9 3A							

SN65LVDS9638D (Marked as DK638 or LVDS38) SN65LVDS9638DGN (Marked as L38) SN65LVDS9638DGK (Marked as AXG)





## 表 6-1. Pin Functions: SN55LVDS31 J or W, SN65LVDS31 D or PW

PIN		I/O	DESCRIPTION					
NAME	NUMBER	1/0	DESCRIPTION					
V <sub>CC</sub>	16	-	Supply voltage					
GND	8	-	Ground					
1A	1	I	LVTTL input signal					
1Y	2	0	rential (LVDS) non-inverting output					
1Z	3	0	erential (LVDS) inverting output					
2A	7	I	LVTTL input signal					
2Y	6	0	Differential (LVDS) non-inverting output					
2Z	5	0	Differential (LVDS) inverting output					
3A	9	I	LVTTL input signal					
3Y	10	0	Differential (LVDS) non-inverting output					
3Z	11	0	Differential (LVDS) inverting output					
4A	15	I	LVTTL input signal					
4Y	14	0	Differential (LVDS) non-inverting output					
4Z	13	0	Differential (LVDS) inverting output					
G	4	I	Enable (HI = ENABLE)					
G/	12	I	Enable (LO = ENABLE)					

## 表 6-2. Pin Functions: SN65LVDS31FK

PIN		1/0	DESCRIPTION					
NAME	NUMBER	1/0	DESCRIPTION					
V <sub>CC</sub>	20	-	Supply voltage					
GND	10	-	Ground					
1A	2	I	LVTTL input signal					
1Y	3	0	erential (LVDS) non-inverting output					
1Z	4	0	erential (LVDS) inverting output					
2A	9	I	TTL input signal					
2Y	8	0	fferential (LVDS) non-inverting output					
2Z	7	0	Differential (LVDS) inverting output					
3A	12	I	LVTTL input signal					
3Y	13	0	Differential (LVDS) non-inverting output					
3Z	14	0	Differential (LVDS) inverting output					
4A	19	I	LVTTL input signal					
4Y	18	0	Differential (LVDS) non-inverting output					
4Z	17	0	Differential (LVDS) inverting output					
G	5	I	nable (HI = ENABLE)					
G/	15	I	nable (LO = ENABLE)					
NC	1, 6, 11, 16	-	No connection					

## 表 6-3. Pin Functions: SN65LVDS3487D

PIN		I/O	DESCRIPTION					
NAME	NUMBER	1/0	DESCRIP HON					
V <sub>CC</sub>	16	-	Supply voltage					
GND	8	-	Ground					
1A	1	I	LVTTL input signal					



## 表 6-3. Pin Functions: SN65LVDS3487D (continued)

PIN		I/O	DESCRIPTION					
NAME	NUMBER	1/0	DESCRIPTION					
1Y	2	0	Differential (LVDS) non-inverting output					
1Z	3	0	Differential (LVDS) inverting output					
2A	7	I	TTL input signal					
2Y	6	0	ferential (LVDS) non-inverting output					
2Z	5	0	Differential (LVDS) inverting output					
3A	9	I	LVTTL input signal					
3Y	10	0	Differential (LVDS) non-inverting output					
3Z	11	0	Differential (LVDS) inverting output					
4A	15	I	LVTTL input signal					
4Y	14	0	Differential (LVDS) non-inverting output					
4Z	13	0	Differential (LVDS) inverting output					
1,2EN	4	I	Enable for channels 1 and 2					
3,4EN	12	I	Enable for channels 3 and 4					

## 表 6-4. Pin Functions: SN65LVDS9638D, SN65LVDS9638DGN, SN65LVDS9638DGK

PIN		I/O	DESCRIPTION					
NAME	NUMBER	1/0	DESCRIPTION					
V <sub>CC</sub>	1	-	Supply voltage					
GND	4	_	Ground					
1A	2	I	LVTTL input signal					
1Y	8	0	Differential (LVDS) non-inverting output					
1Z	7	0	Differential (LVDS) inverting output					
2A	3	I	LVTTL input signal					
2Y	6	0	Differential (LVDS) non-inverting output					
2Z	5	0	Differential (LVDS) inverting output					



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	- 0.5	4	V		
VI	Input voltage range	- 0.5	V <sub>CC</sub> + 0.5	V		
	Continuous total power dissipation	See	See			
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C		
T <sub>stg</sub>	Storage temperature	- 65	150	°C		

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under #7.3 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				VALUE	UNIT
٧	/ <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±8000	V
		260	°C		

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3	3.3	3.6	V
V <sub>IH</sub>	High-level input volta	ge	2			V
V <sub>IL</sub>	Low-level input voltaç	ge			0.8	V
_	Operating free-air	SN65 prefix	- 40		85	°C
I A	temperature	SN55 prefix	- 55		125	C

#### 7.4 Thermal Information

	THERMAL METRIC(1)		SN55LVDS31		SN	SN65LVDS31		SN65LVDS3487		SN65LVDS9638			
TH			J	W	D	NS	PW	D	PW	D	DGK	DGN <sup>(2)</sup>	UNIT
			16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	8 PINS	8 PINS	8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance				84.8	86.0					179.5		
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance				46.0	44.2					72.3		
R <sub>0</sub> JB	Junction-to-board thermal resistance				41.8	26.4					101.5		°C/W
ΨJT	Junction-to-top characterization parameter				11.1	10.9					11		
∳ ЈВ	Junction-to-board characterization parameter				41.5	46.1					99.7		

<sup>(2)</sup> All voltages, except differential I/O bus voltages, are with respect to the network ground terminal.



ZHCSN67N - JULY 1997 - REVISED APRIL 2021

THERMAL METRIC(1)		SN	155LVDS	31	SN65LVDS31			SN65LVDS3487		SN65LVDS9638			
		FK	J	W	D	NS	PW	D	PW	D	DGK	DGN <sup>(2)</sup>	UNIT
		20 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	8 PINS	8 PINS	8 PINS	
	T <sub>A</sub> ≤ 25°C	1375	1375	1000	950	_	774	950	774	725	425	2140	
Power	T <sub>A</sub> ≤ 70°C	880	880	640	608	_	496	608	496	464	272	1370	mW
Rating	T <sub>A</sub> ≤ 85°C	715	715	520	494	_	402	494	402	377	221	1110	11100
	T <sub>A</sub> ≤ 125°C	275	275	200	_		_	_	_	_	_	_	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953. The PowerPAD™ must be soldered to a thermal land on the printed-circuit board. See the application note *PowerPAD Thermally Enhanced Package* (SLMA002).



## 7.5 Electrical Characteristics: SN55LVDS31

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>OD</sub>	Differential output voltage magnitude	R <sub>L</sub> = 100 Ω, See 🛭 8-2	247	340	454	mV
ΔV <sub>OD</sub>	Change in differential output voltage magnitude between logic states	R <sub>L</sub> = 100 Ω, See 🛭 8-2	- 50		50	mV
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	See 图 8-3	1.125	1.2	1.375	V
Δ V <sub>OC(SS)</sub>	Change in steady-state common- mode output voltage between logic states	See 图 8-3	- 50		50	mV
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See 图 8-3		50	150	mV
		V <sub>I</sub> = 0.8 or 2 V, Enabled, No load		9	20	
I <sub>CC</sub>	Supply current	$V_I$ = 0.8 or 2 V, $R_L$ = 100 $\Omega$ , Enabled		25	35	mA
		V <sub>I</sub> = 0 or V <sub>CC</sub> , Disabled		0.25	1	
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = 2		4	20	μА
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0.8 V		0.1	10	μА
	Chart aircuit autaut aurrant	$V_{O(Y)}$ or $V_{O(Z)} = 0$		- 4	- 24	m 1
I <sub>OS</sub> Short-circuit output cur	Short-circuit output current	V <sub>OD</sub> = 0			±12	mA
l <sub>OZ</sub>	High-impedance output current	V <sub>O</sub> = 0 or 2.4 V			±1	μА
I <sub>O(OFF)</sub>	Power-off output current	V <sub>CC</sub> = 0, V <sub>O</sub> = 2.4 V			±4	μА
C <sub>i</sub>	Input capacitance			3		pF

<sup>(1)</sup> All typical values are at  $T_A$  = 25°C and with  $V_{CC}$  = 3.3 V.



## 7.6 Electrical Characteristics: SN65LVDSxxxx

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CO	ONDITIONS	SN6	SN65LVDS31 SN65LVDS3487 SN65LVDS9638		
					MIN	TYP <sup>(1)</sup>	MAX	
V <sub>OD</sub>	Differential output v	oltage magnitude	R <sub>L</sub> = 100 Ω, See 🗵	8-2	247	340	454	mV
ΔV <sub>OD</sub>	Change in differenti magnitude between	, ,	$R_L$ = 100 $\Omega$ , See $8$	8-2	- 50		50	mV
V <sub>OC(SS)</sub>	Steady-state commo	on-mode output	See 图 8-3		1.125	1.2	1.375	V
Δ V <sub>OC(SS)</sub>	Change in steady-soutput voltage betw		See 图 8-3	- 50		50	mV	
V <sub>OC(PP)</sub>	Peak-to-peak comm voltage	non-mode output	See 图 8-3		50	150	mV	
			V <sub>I</sub> = 0.8 V or 2 V, E		9	20		
	Supply current	SN65LVDS31 SN65LVDS3487	V <sub>I</sub> = 0.8 or 2 V, R <sub>L</sub> =	$V_I$ = 0.8 or 2 V, $R_L$ = 100 $\Omega$ , Enabled			35	mA
I <sub>CC</sub>			V <sub>I</sub> = 0 or V <sub>CC</sub> , Disal		0.25	1		
		ONICEL VIDOCCCC	V <sub>I</sub> = 0.8 V or 2 V	No load		4.7	8	
		SN65LVDS9638	V <sub>1</sub> = 0.6 V 01 2 V	R <sub>L</sub> = 100 Ω	9		13	mA
I <sub>IH</sub>	High-level input cur	rent	V <sub>IH</sub> = 2	-		4	20	μА
I <sub>IL</sub>	Low-level input curr	ent	V <sub>IL</sub> = 0.8 V			0.1	10	μА
	Chart aircuit autaut	a. urra nt	$V_{O(Y)}$ or $V_{O(Z)} = 0$			- 4	- 24	m Λ
I <sub>OS</sub>	Short-circuit output	current	V <sub>OD</sub> = 0	., .,			±12	mA
I <sub>OZ</sub>	High-impedance ou	tput current	V <sub>O</sub> = 0 or 2.4 V	V <sub>O</sub> = 0 or 2.4 V			±1	μА
I <sub>O(OFF)</sub>	Power-off output cu	rrent	$V_{CC} = 0, V_{O} = 2.4 V_{O}$			±1	μА	
Ci	Input capacitance				3		pF	

<sup>(1)</sup> All typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3 \text{ V}$ .

## 7.7 Switching Characteristics: SN55LVDS31

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		0.5	1.4	4	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	1.7	4.5	ns
t <sub>r</sub>	Differential output signal rise time (20% to 80%)	$R_L = 100 \Omega, C_L = 10 pF$	0.4	0.5	1	ns
t <sub>f</sub>	Differential output signal fall time (80% to 20%)	See 图 8-2	0.4	0.5	1	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			0.3	0.6	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(2)</sup>			0.3	0.6	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			5.4	15	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	- See 图 8-4		2.5	15	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high- impedance output	- See ⊠ 0-4		8.1	17	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output			7.3	15	ns

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C and with  $V_{CC} = 3.3$  V.

<sup>(2)</sup>  $t_{sk(o)}$  is the maximum delay time difference between drivers on the same device.

## 7.8 Switching Characteristics: SN65LVDSxxxx

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SN SN6 SN6	UNIT		
			MIN	TYP <sup>(1)</sup>	MAX	
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		0.5	1.4	2	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	1.7	2.5	ns
t <sub>r</sub>	Differential output signal rise time (20% to 80%)	$R_L = 100 \Omega, C_L = 10 pF,$	0.4	0.5	0.6	ns
t <sub>f</sub>	Differential output signal fall time (80% to 20%)	See 图 8-2	0.4	0.5	0.6	ns
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			0.3	0.6	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew <sup>(2)</sup>			0	0.3	ns
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>				800	ps
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			5.4	15	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	Coo 1/2 0 4		2.5	15	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	- See 图 8-4		8.1	15	ns
t <sub>PLZ</sub>	Propagation delay time, low-level-to-high-impedance output			7.3	15	ns

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C and with  $V_{CC} = 3.3$  V.


<sup>(2)</sup>  $t_{sk(o)}$  is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, same temperature, and have identical packages and test circuits.



## 7.9 Typical Characteristics

#### 7.9.1



Four Drivers Loaded Per 🛭 8-3 and Switching Simultaneously

图 7-1. SN55LVDS31, SN65LVDS31 Supply Current vs Frequency




图 7-2. Low-to-High Propagation Delay Time vs Free-Air Temperature




图 7-3. High-to-Low Propagation Delay Time vs Free-Air Temperature

## **8 Parameter Measurement Information**

#### 8.1






图 8-1. Voltage and Current Definitions




- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.
  - B. C<sub>L</sub> includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

## 图 8-2. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal



- NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width =  $10 \pm 0.2$  ns.
  - B. C<sub>L</sub> includes instrumentation and fixture capacitance within 6 mm of the D.U.T.
  - C. The measurement of  $V_{OC(PP)}$  is made on test equipment with a -3-dB bandwidth of at least 300 MHz.

## 图 8-3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage



NOTES: A. All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f < 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.

B. C<sub>L</sub> includes instrumentation and fixture capacitance within 6 mm of the D.U.T.

图 8-4. Enable or Disable Time Circuit and Definitions

## 9 Detailed Description


#### 9.1 Overview

The SNx5LVDSxx devices are dual- and quad-channel LVDS line drivers. They operate from a single supply that is nominally 3.3 V, but can be as low as 3 V and as high as 3.6 V. The input signal to the SN65LVDS1 device is an LVTTL signal. The output of the device is a differential signal complying with the LVDS standard (TIA/EIA-644A). The differential output signal operates with a signal level of 340 mV, nominally, at a common-mode voltage of 1.2 V. This low differential output voltage results in a low emitted radiated energy, which is dependent on the signal slew rate. The differential nature of the output provides immunity to common-mode coupled signals.


The SNx5LVDSxx devices are intended to drive a  $100-\Omega$  transmission line. This transmission line may be a printed-circuit board (PCB) or cabled interconnect. With transmission lines, the optimum signal quality and power delivery is reached when the transmission line is terminated with a load equal to the characteristic impedance of the interconnect. Likewise, the driven  $100-\Omega$  transmission line should be terminated with a matched resistance.

## 9.2 Functional Block Diagram

'LVDS31 logic diagram (positive logic)



# SN65LVDS3487 logic diagram (positive logic)



# SN65LVDS9638 logic diagram (positive logic)

#### 9.3 Feature Description

## 9.3.1 Driver Disabled Output

When the SNx5LVDSxx driver is disabled, or when power is removed from the device, the driver outputs are high-impedance.

#### 9.3.2 NC Pins

NC (not connected) pins are pins where the die is not physically connected to the lead frame or package. For optimum thermal performance, a good rule of thumb is to ground the NC pins at the board level.

#### 9.3.3 Unused Enable Pins

Unused enable pins should be tied to  $V_{CC}$  or GND as appropriate.

#### 9.3.4 Driver Equivalent Schematics

The driver input is represented by a CMOS inverter stage with a 7-V Zener diode. The input stage is high-impedance, and includes an internal pulldown to ground. If the driver input is left open, the driver input provides



a low-level signal to the rest of the driver circuitry, resulting in a low-level signal at the driver output pins. The Zener diode provides ESD protection. The driver output stage is a differential pair, one half of which is shown in Sener diodes for ESD protection. The schematic shows an output stage that includes a set of current sources (nominally 3.5 mA) that are connected to the output load circuit based upon the input stage signal. To the first order, the SNx5LVDSxx output stage acts a constant-current source.




图 9-1. Equivalent Input and Output Schematic Diagrams

## 9.4 Device Functional Modes

表 9-1. SN55LVDS31, SN65LVDS31(1)

INPUT	ENA	BLES	OUTI	PUTS
Α	G	G	Y	Z
Н	Н	Χ	Н	L
L	Н	Χ	L	Н
Н	Х	L	Н	L
L	Х	L	L	Н
X	L	Н	Z	Z
Open	Н	Χ	L	Н
Open Open	Х	L	L	Н

(1) H = high level, L = low level, X = irrelevant, Z = high-impedance (off)

表 9-2. SN65LVDS3487<sup>(1)</sup>

INPUT A	ENABLE EN	OUTPUTS			
INFOTA	ENABLE EN	Y Z			
Н	Н	Н	L		
L	Н	L	Н		
X	L	Z	Z		
Open	н	L	Н		

(1) H = high level, L = low level, X = irrelevant, Z = high-impedance (off)

表 9-3. SN65LVDS9638<sup>(1)</sup>

INPUT A	OUTPUTS			
INFOLA	Y	Z		
Н	Н	L		
L	L	Н		
Open	L	Н		

(1) H = high level, L = low level




## 10 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 10.1 Application Information

The SNx5LVDSxx devices are dual- and quad-channel LVDS drivers. These devices are generally used as building blocks for high-speed, point-to-point, data transmission where ground differences are less than 1 V. LVDS drivers and receivers provide high-speed signaling rates that are often implemented with ECL class devices without the ECL power and dual-supply requirements. A common question with any class of driver is how far and how fast can the devices operate. While individual drivers and receivers have specifications that define their inherent switching rate, a communication link will quite often be limited by the impairments introduced by the interconnecting media. 10-1 shows the typical relationship between signaling rate and distance achievable depends on the quality of the eye pattern at the receiver that is either desired or needed. 10-1 shows the curves representing 5% and 30% eye closure due to inter-symbol interference (ISI).



A. This parameter is the percentage of distortion of the unit interval (UI) with a pseudorandom data pattern.

图 10-1. Typical Transmission Distance vs Signaling Rate

#### **10.2 Typical Application**

## 10.2.1 Point-to-Point Communications






图 10-2. Point-to-Point Topology

## 10.2.1.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE			
Driver Supply Voltage (V <sub>CCD</sub> )	3.0 to 3.6 V			
Driver Input Voltage	0.8 to 3.3 V			
Driver Signaling Rate	DC to 400 Mbps			
Interconnect Characteristic Impedance	100 Ω			
Termination Resistance	100 Ω			
Number of Receiver Nodes	1			
Receiver Supply Voltage (V <sub>CCR</sub> )	3.0 to 3.6 V			
Receiver Input Voltage	0 to 2.4 V			
Receiver Signaling Rate	DC to 400 Mbps			
Ground shift between driver and receiver	±1 V			

## 10.2.1.2 Detailed Design Procedure

#### 10.2.1.2.1 Driver Supply Voltage

The SNx5LVDSxx driver is operated from a single supply. The device can support operation with a supply as low as 3 V and as high as 3.6 V. The differential output voltage is nominally 340 mV over the complete output range. The minimum output voltage stays within the specified LVDS limits (247 mV to 454 mV) for a 3.3-V supply.

#### 10.2.1.2.2 Driver Bypass Capacitance

Bypass capacitors play a key role in power distribution circuitry. Specifically, they create low-impedance paths between power and ground. At low frequencies, a good digital power supply offers very-low-impedance paths between its terminals. However, as higher frequency currents propagate through power traces, the source is quite often incapable of maintaining a low-impedance path to ground. Bypass capacitors are used to address this shortcoming. Usually, large bypass capacitors (10 to 1000  $\,\mu$ F) at the board-level do a good job up into the kHz range. Due to their size and length of their leads, they tend to have large inductance values at the switching frequencies of modern digital circuitry. To solve this problem, one should resort to the use of smaller capacitors (nF to  $\,\mu$ F range) installed locally next to the integrated circuit.

Multilayer ceramic chip or surface-mount capacitors (size 0603 or 0805) minimize lead inductances of bypass capacitors in high-speed environments, because their lead inductance is about 1 nH. For comparison purposes, a typical capacitor with leads has a lead inductance around 5 nH.

The value of the bypass capacitors used locally with LVDS chips can be determined by the following formula according to Johnson<sup>1</sup>, equations 8.18 to 8.21. A conservative rise time of 200 ps and a worst-case change in supply current of 1 A covers the whole range of LVDS devices offered by Texas Instruments. In this example, the



maximum power supply noise tolerated is 200 mV; however, this figure varies depending on the noise budget available in your design. <sup>1</sup>

$$C_{\text{chip}} = \left(\frac{\Delta I_{\text{Maximum Step Change Supply Current}}}{\Delta V_{\text{Maximum Power Supply Noise}}}\right) \times T_{\text{Rise Time}} \tag{1}$$

$$C_{\text{LVDS}} = \left(\frac{1A}{0.2V}\right) \times 200 \text{ ps} = 0.001 \,\mu\text{F} \tag{2}$$

The following example lowers lead inductance and covers intermediate frequencies between the board-level capacitor (>10  $\mu$ F) and the value of capacitance found above (0.001  $\mu$ F). You should place the smallest value of capacitance as close as possible to the chip.

图 10-3. Recommended LVDS Bypass Capacitor Layout

#### 10.2.1.2.3 Driver Output Voltage

The SNx5LVDSxx driver output is a 1.2-V common-mode voltage, with a nominal differential output signal of 340 mV. This 340 mV is the absolute value of the differential swing ( $V_{OD} = |V^+ - V^-|$ ). The peak-to-peak differential voltage is twice this value, or 680 mV.

#### 10.2.1.2.4 Interconnecting Media

The physical communication channel between the driver and the receiver may be any balanced paired metal conductors meeting the requirements of the LVDS standard, the key points which will be included here. This media may be a twisted pair, twinax, flat ribbon cable, or PCB traces. The nominal characteristic impedance of the interconnect should be between 100  $\Omega$  and 120  $\Omega$  with a variation of no more than 10% (90  $\Omega$  to 132  $\Omega$ ).

#### 10.2.1.2.5 PCB Transmission Lines

As per SNLA187, \$\ \begin{align\*} 10-4 depicts several transmission line structures commonly used in printed-circuit boards (PCBs). Each structure consists of a signal line and a return path with uniform cross-section along its length. A microstrip is a signal trace on the top (or bottom) layer, separated by a dielectric layer from its return path in a ground or power plane. A stripline is a signal trace in the inner layer, with a dielectric layer in between a ground plane above and below the signal trace. The dimensions of the structure along with the dielectric material properties determine the characteristic impedance of the transmission line (also called controlled-impedance transmission line).

When two signal lines are placed close by, they form a pair of coupled transmission lines. 

10-4 shows examples of edge-coupled microstrips, and edge-coupled or broad-side-coupled striplines. When excited by differential signals, the coupled transmission line is referred to as a differential pair. The characteristic impedance of each line is called odd-mode impedance. The sum of the odd-mode impedances of each line is the differential impedance of the differential pair. In addition to the trace dimensions and dielectric material properties, the spacing between the two traces determines the mutual coupling and impacts the differential impedance. When the two lines are immediately adjacent; for example, S is less than 2W, the differential pair is called a tightly-coupled differential pair. To maintain constant differential impedance along the length, it is important to keep the trace width and spacing uniform along the length, as well as maintain good symmetry between the two lines.

Howard Johnson & Martin Graham.1993. High Speed Digital Design - A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.






图 10-4. Controlled-Impedance Transmission Lines

#### 10.2.1.2.6 Termination Resistor

As shown earlier, an LVDS communication channel employs a current source driving a transmission line which is terminated with a resistive load. This load serves to convert the transmitted current into a voltage at the receiver input. To ensure incident wave switching (which is necessary to operate the channel at the highest signaling rate), the termination resistance should be matched to the characteristic impedance of the transmission line. The designer should ensure that the termination resistance is within 10% of the nominal media characteristic impedance. If the transmission line is targeted for 100- $\Omega$  impedance, the termination resistance should be between 90 and 110  $\Omega$ .

The line termination resistance should be located as close as possible to the receiver, thereby minimizing the stub length from the resistor to the receiver. The limiting case would be to incorporate the termination resistor into the receiver, which is exactly what is offered with a device like the SN65LVDT386. The SN65LVDT386 provides all the functionality and performance of the SN65LVDT386 receiver, with the added feature of an integrated termination load.

While we talk in this section about point-to-point communications, a word of caution is useful when a multidrop topology is used. In such topologies, line termination resistors are to be located only at the end(s) of the transmission line. In such an environment, SN65LVDT386 receivers could be used for loads branching off the main bus with an SN65LVDT386 used only at the bus end.

#### 10.2.1.2.7 Driver NC Pins

NC (not connected) pins are pins where the die is not physically connected to the lead frame and package. For optimum thermal performance, a good rule of thumb is to ground the NC pins at the board level.

#### 10.2.1.3 Application Curve




图 10-5. Typical Driver Output Eye Pattern in Point-to-Point System

#### **10.2.2 Multidrop Communications**

A second common application of LVDS buffers is a multidrop topology. In a multidrop configuration, a single driver and a shared bus are present along with two or more receivers (with a maximum permissible number of 32 receivers). 

10-6 shows an example of a multidrop system.




图 10-6. Multidrop Topology

#### 10.2.2.1 Design Requirements

DESIGN PARAMETERS	EXAMPLE VALUE
Driver Supply Voltage (V <sub>CCD</sub> )	3.0 to 3.6 V
Driver Input Voltage	0.8 to 3.3 V
Driver Signaling Rate	DC to 400 Mbps
Interconnect Characteristic Impedance	100 Ω
Termination Resistance	100 Ω
Number of Receiver Nodes	2 to 32
Receiver Supply Voltage (V <sub>CCR</sub> )	3.0 to 3.6 V
Receiver Input Voltage	0 to 2.4 V
Receiver Signaling Rate	DC to 400 Mbps
Ground shift between driver and receiver	±1 V

#### 10.2.2.2 Detailed Design Procedure

## 10.2.2.2.1 Interconnecting Media

The interconnect in a multidrop system differs considerably from a point-to-point system. While point-to-point interconnects are straightforward and well understood, the bus type architecture encountered with multidrop systems requires more careful attention. We will use \begin{align\*} \text{10-6} above to explore these details.

The most basic multidrop system would include a single driver, located at a bus origin, with multiple receiver nodes branching off the main line, and a final receiver at the end of the transmission line, co-located with a bus termination resistor. While this would be the most basic multidrop system, it has several considerations not yet explored.

The location of the transmitter at one bus end allows the design concerns to be simplified, but this comes at the cost of flexibility. With a transmitter located at the origin, a single bus termination at the far-end is required. The far-end termination absorbs the incident traveling wave. The flexibility lost with this arrangement is thus: if the single transmitter needed to be relocated on the bus, at any location other than the origin, we would be faced with a bus with one open-circuited end, and one properly terminated end. Locating the transmitter say in the middle of the bus may be desired to reduce (by ½) the maximum flight time from the transmitter to receiver.

Another new feature in 🖺 10-6 is clear in that every node branching off the main line results in stubs. The stubs should be minimized in any case, but have the unintended effect of locally changing the loaded impedance of the bus.

To a good approximation, the characteristic transmission line impedance seen into any cut point in the unloaded multipoint or multidrop bus is defined by  $\sqrt{L/C}$ , where L is the inductance per unit length and C is the capacitance per unit length. As capacitance is added to the bus in the form of devices and interconnections, the bus characteristic impedance is lowered. This may result in signal reflections from the impedance mismatch between the unloaded and loaded segments of the bus.

If the number of loads is constant and can be distributed evenly along the line, reflections can be reduced by changing the bus termination resistors to match the loaded characteristic impedance. Normally, the number of loads are not constant or distributed evenly and the reflections resulting from any mismatching should be accounted for in the noise budget.

#### 10.2.2.3 Application Curve




图 10-7. Typical Driver Output Eye Pattern in Multi-Drop System



# 11 Power Supply Recommendations

11.1

The LVDS drivers in this data sheet are designed to operate from a single power supply, with supply voltages in the range of 3.0 V to 3.6 V. In a typical application, a driver and a receiver may be on separate boards or even separate equipment. In these cases, separate supplies would be used at each location. The expected ground potential difference between the driver power supply and the receiver power supply would be less than  $|\pm 1 \text{ V}|$ . Board-level and local device-level bypass capacitance should be used and are covered in # 10.2.1.2.2.

## 12 Layout

## 12.1 Layout Guidelines

## 12.1.1 Microstrip vs. Stripline Topologies

As per SLLD009, printed-circuit boards usually offer designers two transmission line options: Microstrip and stripline. Microstrips are traces on the outer layer of a PCB, as shown in 🖺 12-1.




图 12-1. Microstrip Topology

On the other hand, striplines are traces between two ground planes. Striplines are less prone to emissions and susceptibility problems because the reference planes effectively shield the embedded traces. However, from the standpoint of high-speed transmission, juxtaposing two planes creates additional capacitance. TI recommends routing LVDS signals on microstrip transmission lines, if possible. The PCB traces allow designers to specify the necessary tolerances for  $Z_O$  based on the overall noise budget and reflection allowances. Footnotes 1², 2³, and 3⁴ provide formulas for  $Z_O$  and  $z_O$  and  $z_O$  and  $z_O$  and the possible of traces. 2³ 4




图 12-2. Stripline Topology

Howard Johnson & Martin Graham.1993. High Speed Digital Design - A Handbook of Black Magic. Prentice Hall PRT. ISBN number 013395724.

Mark I. Montrose. 1996. Printed Circuit Board Design Techniques for EMC Compliance. IEEE Press. ISBN number 0780311310.

<sup>&</sup>lt;sup>4</sup> Clyde F. Coombs, Jr. Ed, Printed Circuits Handbook, McGraw Hill, ISBN number 0070127549.



#### 12.1.2 Dielectric Type and Board Construction

The speeds at which signals travel across the board dictates the choice of dielectric. FR-4, or equivalent, usually provides adequate performance for use with LVDS signals. If rise or fall times of TTL/CMOS signals are less than 500 ps, empirical results indicate that a material with a dielectric constant near 3.4, such as Rogers<sup>™</sup> 4350 or Nelco N4000-13 is better suited. Once the designer chooses the dielectric, there are several parameters pertaining to the board construction that can affect performance. The following set of guidelines were developed experimentally through several designs involving LVDS devices:

- Copper weight: 15 g or 1/2 oz start, plated to 30 g or 1 oz
- All exposed circuitry should be solder-plated (60/40) to 7.62  $\mu$  m or 0.0003 in (minimum).
- Copper plating should be 25.4 µm or 0.001 in (minimum) in plated-through-holes.
- Solder mask over bare copper with solder hot-air leveling

## 12.1.3 Recommended Stack Layout

Following the choice of dielectrics and design specifications, you should decide how many levels to use in the stack. To reduce the TTL/CMOS to LVDS crosstalk, it is a good practice to have at least two separate signal planes as shown in [8] 12-3.




图 12-3. Four-Layer PCB Board

备注

The separation between layers 2 and 3 should be 127  $\,\mu$  m (0.005 in). By keeping the power and ground planes tightly coupled, the increased capacitance acts as a bypass for transients.

One of the most common stack configurations is the six-layer board, as shown in \bigseteq 12-4.




图 12-4. Six-Layer PCB Board

In this particular configuration, it is possible to isolate each signal layer from the power plane by at least one ground plane. The result is improved signal integrity; however, fabrication is more expensive. Using the 6-layer board is preferable, because it offers the layout designer more flexibility in varying the distance between signal layers and referenced planes, in addition to ensuring reference to a ground plane for signal layers 1 and 6.

## 12.1.4 Separation Between Traces

The separation between traces depends on several factors; however, the amount of coupling that can be tolerated usually dictates the actual separation. Low-noise coupling requires close coupling between the differential pair of an LVDS link to benefit from the electromagnetic field cancellation. The traces should be 100- $\Omega$  differential and thus coupled in the manner that best fits this requirement. In addition, differential pairs should have the same electrical length to ensure that they are balanced, thus minimizing problems with skew and signal reflection.

In the case of two adjacent single-ended traces, one should use the 3-W rule, which stipulates that the distance between two traces should be greater than two times the width of a single trace, or three times its width measured from trace center to trace center. This increased separation effectively reduces the potential for crosstalk. The same rule should be applied to the separation between adjacent LVDS differential pairs, whether the traces are edge-coupled or broad-side-coupled.




图 12-5. 3-W Rule for Single-Ended and Differential Traces (Top View)

You should exercise caution when using autorouters, because they do not always account for all factors affecting crosstalk and signal reflection. For instance, it is best to avoid sharp 90° turns to prevent discontinuities in the signal path. Using successive 45° turns tends to minimize reflections.

#### 12.1.5 Crosstalk and Ground Bounce Minimization

To reduce crosstalk, it is important to provide a return path to high-frequency currents that is as close as possible to its originating trace. A ground plane usually achieves this. Because the returning currents always choose the path of lowest inductance, they are most likely to return directly under the original trace, thus minimizing crosstalk. Lowering the area of the current loop lowers the potential for crosstalk. Traces kept as short as possible with an uninterrupted ground plane running beneath them emit the minimum amount of electromagnetic field strength. Discontinuities in the ground plane increase the return path inductance and should be avoided.

#### 12.2 Layout Example

At least two or three times the width of an individual trace should separate single-ended traces and differential pairs to minimize the potential for crosstalk. Single-ended traces that run in parallel for less than the wavelength of the rise or fall times usually have negligible crosstalk. Increase the spacing between signal paths for long parallel runs to reduce crosstalk. Boards with limited real estate can benefit from the staggered trace layout, as shown in 212-6.




图 12-6. Staggered Trace Layout

This configuration lays out alternating signal traces on different layers; thus, the horizontal separation between traces can be less than 2 or 3 times the width of individual traces. To ensure continuity in the ground signal path, TI recommends having an adjacent ground via for every signal via, as shown in 

12-7. Note that vias create additional capacitance. For example, a typical via has a lumped capacitance effect of 0.5 pF to 1 pF in FR4.



Uninterrupted Ground Plane

Signal Via

Signal Trace

Uninterrupted Ground Plane

Ground Via

图 12-7. Ground Via Location (Side View)

Short and low-impedance connection of the device ground pins to the PCB ground plane reduces ground bounce. Holes and cutouts in the ground planes can adversely affect current return paths if they create discontinuities that increase returning current loop areas.

To minimize EMI problems, TI recommends avoiding discontinuities below a trace (for example, holes, slits, and so on) and keeping traces as short as possible. Zoning the board wisely by placing all similar functions in the same area, as opposed to mixing them together, helps reduce susceptibility issues.

## 13 Device and Documentation Support

#### 13.1 Device Support

#### 13.1.1 Other LVDS Products

For other products and application notes in the LVDS and LVDM product families visit our Web site at http://www.ti.com/sc/datatran.

### 13.2 Documentation Support

#### 13.2.1 Related Information

IBIS modeling is available for this device. Contact the local TI sales office or the TI Web site at www.ti.com for more information.

For more application guidelines, see the following documents:

- Low-Voltage Differential Signaling Design Notes (SLLA014)
- Interface Circuits for TIA/EIA-644 (LVDS) (SLLA038)
- Reducing EMI With LVDS (SLLA030)
- Slew Rate Control of LVDS Circuits (SLLA034)
- Using an LVDS Receiver With RS-422 Data (SLLA031)
- Evaluating the LVDS EVM (SLLA033)

#### 13.2.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 13.2.3 Related Links

表 13-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**TECHNICAL TOOLS & SUPPORT &** PRODUCT FOLDER **SAMPLE & BUY PARTS DOCUMENTS** SOFTWARE COMMUNITY SN55LVDS31 Click here Click here Click here Click here Click here SN65LVDS31 Click here Click here Click here Click here Click here SN65LVDS3487 Click here Click here Click here Click here Click here SN65LVDS9638 Click here Click here Click here Click here Click here

表 13-1. Related Links

## 13.3 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 13.4 Trademarks

PowerPAD<sup>™</sup> and TI E2E<sup>™</sup> are trademarks of Texas Instruments.

Rogers<sup>™</sup> is a trademark of Rogers Corporation.

所有商标均为其各自所有者的财产。

#### 13.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



#### 13.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



www.ti.com 2-Dec-2023

## **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9762101Q2A	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9762101Q2A SNJ55 LVDS31FK	Samples
5962-9762101QEA	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762101QE A SNJ55LVDS31J	Samples
5962-9762101QFA	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762101QF A SNJ55LVDS31W	Samples
SN55LVDS31W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN55LVDS31W	Samples
SN65LVDS31D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31PWG4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS31PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS31	Samples
SN65LVDS3487D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3487	Samples
SN65LVDS3487DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3487	Samples
SN65LVDS3487DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVDS3487	Samples
SN65LVDS9638D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DK638	Samples



## **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Dec-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65LVDS9638DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXG	Samples
SN65LVDS9638DGKG4	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXG	Samples
SN65LVDS9638DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AXG	Samples
SN65LVDS9638DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L38	Samples
SN65LVDS9638DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	L38	Samples
SN65LVDS9638DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	DK638	Samples
SNJ55LVDS31FK	ACTIVE	LCCC	FK	20	55	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9762101Q2A SNJ55 LVDS31FK	Samples
SNJ55LVDS31J	ACTIVE	CDIP	J	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762101QE A SNJ55LVDS31J	Samples
SNJ55LVDS31W	ACTIVE	CFP	W	16	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9762101QF A SNJ55LVDS31W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

## PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2023

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN55LVDS31, SN65LVDS31:

Catalog: SN75LVDS31

• Enhanced Product : SN65LVDS31-EP

Space: SN55LVDS31-SP

#### NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 20-Apr-2024

## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS31DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS31NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65LVDS31PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN65LVDS9638DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS9638DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65LVDS9638DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 20-Apr-2024



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS31DR	SOIC	D	16	2500	340.5	336.1	32.0
SN65LVDS31NSR	SO	NS	16	2000	356.0	356.0	35.0
SN65LVDS31PWR	TSSOP	PW	16	2000	350.0	350.0	43.0
SN65LVDS9638DGKR	VSSOP	DGK	8	2500	358.0	335.0	35.0
SN65LVDS9638DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
SN65LVDS9638DR	SOIC	D	8	2500	340.5	336.1	25.0



www.ti.com 20-Apr-2024

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9762101Q2A	FK	LCCC	20	55	506.98	12.06	2030	NA NA
5962-9762101QFA	W	CFP	16	25	506.98	26.16	6220	NA
SN55LVDS31W	W	CFP	16	25	506.98	26.16	6220	NA
SN65LVDS31D	D	SOIC	16	40	507	8	3940	4.32
SN65LVDS31DG4	D	SOIC	16	40	507	8	3940	4.32
SN65LVDS31PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS31PWG4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN65LVDS3487D	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS3487DG4	D	SOIC	16	40	505.46	6.76	3810	4
SN65LVDS9638D	D	SOIC	8	75	505.46	6.76	3810	4
SN65LVDS9638D	D	SOIC	8	75	507	8	3940	4.32
SNJ55LVDS31FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ55LVDS31W	W	CFP	16	25	506.98	26.16	6220	NA

## D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# $\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



# W (R-GDFP-F16)

## CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司