

Sample &

Buy



SM74101

ZHCSDS0B-JULY 2011-REVISED MAY 2015

# SM74101 微型 7A MOSFET 栅极驱动器

Technical

Documents

#### 特性 1

- 可再生能源等级
- 互补金属氧化物半导体 (CMOS) 和双极复合输出, 可减少输出电流的变化
- 7A 灌电流/3A 拉电流
- 短暂传播时间(典型值为 25ns)
- 短暂上升和下降时间(负载为 2nF 时,上升/下降 时间为 14ns/12ns)
- 反相和非反相输入,单个器件即可提供两种配置
- 电源轨欠压锁定保护
- 专用输入接地引脚 (IN\_REF), 用于分离电源或单 电源操作
- 功耗增强型 6 引脚晶圆级小外形无引线 (WSON) ٠ 封装 (3.0mm x 3.0mm)
- 输出摆动范围为 V<sub>CC</sub> 至 V<sub>FF</sub>,相对于输入接地可以 为负值

## 2 应用

- 太阳能微型逆变器
- AC/DC 开关模式电源
- DC/DC 开关模式电源
- 螺线管和电机驱动器

## 3 说明

Tools &

Software

SM74101 金属氧化物半导体场效应晶体管 (MOSFET) 栅极驱动器采用微型 WSON-6 封装(小外形尺寸晶体 管 (SOT) 23 的等效封装),可提供高峰值栅极驱动电 流,并且针对器件的高频工作需求改进了功耗。 复合 输出驱动器级包括金属氧化物半导体 (MOS) 晶体管和 双极晶体管,二者一起并行工作,可从容性负载灌入 7A 以上的峰值电流。 MOS 器件和双极器件二者独特 特性的完美结合减少了驱动电流随电压和温度的变化。 该器件具有欠压锁定保护,可防止因栅极导通电压不足 而对 MOSFET 造成损坏。 SM74101 提供了反相和非 反相输入端,可满足通过单一器件类型进行反相和非反 相栅极驱动的要求。

Support &


Community


**...** 

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
SM74101	WSON (6)	3.0mm x 3.0mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。





An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## 目录

1	特性	1
2	应用	1
3	说明	1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 4
	6.6	Switching Characteristics 5
	6.7	Typical Characteristics 6
7	Deta	ailed Description8
	7.1	Overview
	7.2	Functional Block Diagram 8

## 4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

## Changes from Revision A (April 2013) to Revision B

已添加 ESD 额定值表,热性能信息表,特性描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部 分,器件和文档支持部分以及机械、封装和可订购信息部分 ......1

11.2

Ch	Changes from Original (April 2013) to Revision A			
•	Changed layout of National Data Sheet to TI format	11		

#### EXAS www.ti.com.cn Device Functional Modes......9 7.4 Thermal Considerations ...... 10 7.5 Application and Implementation ..... 12 8 8.1 Application Information..... 12 8.2 Typical Application ..... 12 Power Supply Recommendations ...... 14 9 10.1 Layout Guidelines ..... 14 10.2 Layout Example ..... 14 11 器件和文档支持 ...... 16


静电放电警告......16 11.3 术语表 ...... 16 12 机械、封装和可订购信息...... 17



Page



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN NAME NO.		1/0	DESCRIPTION
		I/O	DESCRIPTION
IN	1	I	TTL compatible thresholds. Pull up to VCC when not used.
VEE	2	-	Connect to either power ground or a negative gate drive supply for positive or negative voltage swing.
VCC	3	I	Locally decouple to VEE. The decoupling capacitor should be located close to the chip.
OUT	4	0	Capable of sourcing 3A and sinking 7A. Voltage swing of this output is from VEE to VCC.
IN_REF	5	-	Connect to power ground (VEE) for standard positive only output voltage swing. Connect to system logic ground when VEE is connected to a negative gate drive supply.
INB	6	I	TTL compatible thresholds. Connect to IN_REF when not used.
	Exposed Pad	-	Internally bonded to the die substrate. Connect to VEE ground pin for low thermal impedance.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
V <sub>CC</sub> to V <sub>EE</sub>	-0.3	15	V
V <sub>CC</sub> to IN_REF	-0.3	15	V
IN/INB to IN_REF	-0.3	15	V
IN_REF to V <sub>EE</sub>	-0.3	5	V
T <sub>stg</sub> Storage temperature	-55	150	°C
Maximum Junction Temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Operating Junction Temperature		-40	125	°C
V <sub>CC</sub> Operating Range	$V_{CC}$ – IN_REF and $V_{CC}$ - $V_{EE}$	3.5	14	V

#### 6.4 Thermal Information

		SM74101	
	THERMAL METRIC <sup>(1)</sup>	NGG	UNIT
		6 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance, 0 LFPM Air Flow	40.0	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	50.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	29.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	29.5	
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.5	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### 6.5 Electrical Characteristics

Over operating junction temperature range,  $V_{CC}$  = 12 V, INB = IN\_REF =  $V_{EE}$  = 0V, No Load on output, unless otherwise specified.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY						
UVLO	V <sub>CC</sub> Under-voltage Lockout (rising)	V <sub>CC</sub> – IN_REF	2.4	3.0	3.5	V
V <sub>CCH</sub>	V <sub>CC</sub> Under-voltage Hysteresis			230		mV
I <sub>CC</sub>	V <sub>CC</sub> Supply Current			1.0	2.0	mA
CONTRO	DL INPUTS					
VIH	Logic High		2.3			V
VIL	Logic Low				0.8	V
V <sub>thH</sub>	High Threshold		1.3	1.75	2.3	V



## **Electrical Characteristics (continued)**

Over operating junction temperature range,  $V_{CC} = 12$  V, INB = IN\_REF =  $V_{EE} = 0$ V, No Load on output, unless otherwise specified.

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>thL</sub>	Low Threshold		0.8	1.35	2.0	V
HYS	Input Hysteresis			400		mV
IIL	Input Current Low	IN = INB = 0V	-1	0.1	1	μA
I <sub>IH</sub>	Input Current High	$IN = INB = V_{CC}$	-1	0.1	1	μA
OUTPUT	DRIVER		L.			
R <sub>OH</sub>	Output Resistance High	$I_{OUT} = -10 mA^{(1)}$		30	50	Ω
R <sub>OL</sub>	Output Resistance Low	$I_{OUT} = 10 mA^{(1)}$		1.4	2.5	Ω
ISOURCE	Peak Source Current	OUT = $V_{CC}/2$ , 200ns pulsed current		3		Α
I <sub>SINK</sub>	Peak Sink Current	OUT = $V_{CC}/2$ , 200ns pulsed current		7		Α
LATCHU	PROTECTION		L.			
	AEC-Q100, METHOD 004	T <sub>J</sub> = 150°C		500		mA

(1) The output resistance specification applies to the MOS device only. The total output current capability is the sum of the MOS and Bipolar devices.

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
td1	Propagation Delay Time Low to High, IN/ INB rising ( IN to OUT)	$C_{LOAD} = 2 \text{ nF}$ , see Figure 11 and Figure 12		25	40	ns
td2	Propagation Delay Time High to Low, IN / INB falling (IN to OUT)	$C_{LOAD} = 2 \text{ nF}$ , see Figure 11 and Figure 12		25	40	ns
tr	Rise time	$C_{LOAD} = 2 \text{ nF}$ , see Figure 11 and Figure 12		14		ns
tf	Fall time	$C_{\text{LOAD}}$ = 2 nF , see Figure 11 and Figure 12		12		ns

SM74101 ZHCSDS0B-JULY 2011-REVISED MAY 2015




www.ti.com.cn

## 6.7 Typical Characteristics





### **Typical Characteristics (continued)**






## 7 Detailed Description

## 7.1 Overview

The SM74101 is a high speed, high peak current (7A) single channel MOSFET driver. The high peak output current of the SM74101 will switch power MOSFET's on and off with short rise and fall times, thereby reducing switching losses considerably. The SM74101 includes both inverting and non-inverting inputs that give the user flexibility to drive the MOSFET with either active low or active high logic signals. The driver output stage consists of a compound structure with MOS and bipolar transistor operating in parallel to optimize current capability over a wide output voltage and operating temperature range. The bipolar device provides high peak current at the critical Miller plateau region of the MOSFET  $V_{\rm GS}$ , while the MOS device provides rail-to-rail output swing. The totem pole output drives the MOSFET gate between the gate drive supply voltage  $V_{\rm CC}$  and the power ground potential at the  $V_{\rm EE}$  pin.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Detailed Operating Description

The control inputs of the driver are high impedance CMOS buffers with TTL compatible threshold voltages. The negative supply of the input buffer is connected to the input ground pin IN\_REF. An internal level shifting circuit connects the logic input buffers to the totem pole output drivers. The level shift circuit and the separate input/output ground pins provide the option of single supply or split supply configurations. When driving the MOSFET gate from a single positive supply, the IN\_REF and V<sub>EE</sub> pins are both connected to the power ground.

The isolated input and output stage grounds provide the capability to drive the MOSFET to a negative  $V_{GS}$  voltage for a more robust and reliable off state. In split supply configuration, the IN\_REF pin is connected to the ground of the controller which drives the SM74101 inputs. The  $V_{EE}$  pin is connected to a negative bias supply that can range from the IN\_REF potential to as low as 14 V below the Vcc gate drive supply. For reliable operation, the maximum voltage difference between  $V_{CC}$  and IN\_REF or between  $V_{CC}$  and  $V_{EE}$  is 14V.


The minimum recommended operating voltage between Vcc and IN\_REF is 3.5V. An Under Voltage Lock Out (UVLO) circuit is included in the SM74101 which senses the voltage difference between  $V_{CC}$  and the input ground pin, IN\_REF. When the  $V_{CC}$  to IN\_REF voltage difference falls below 2.8V the driver is disabled and the output pin is held in the low state. The UVLO hysteresis prevents chattering during brown-out conditions; the driver will resume normal operation when the  $V_{CC}$  to IN\_REF differential voltage exceeds 3.0V.



#### 7.4 Device Functional Modes

#### 7.4.1 Inverting Mode of Operation

During the inverting mode of operation, INB is used as the control input and the polarity of OUT is reversed with respect to INB. A timing diagram of this mode is shown in Figure 11. The IN pin is not used in this mode of operation and should be pulled up to VCC.





#### 7.4.2 Non-inverting Mode of Operation

During the non-inverting mode of operation, IN is used as the control input and the polarity of OUT is the same with respect to IN. A timing diagram of this mode is shown in Figure 12. The INB pin is not used in this mode of operation and should be connected to IN\_REF.




Figure 12. Non-Inverting

#### SM74101 ZHCSDS0B – JULY 2011 – REVISED MAY 2015



#### 7.5 Thermal Considerations

The primary goal of the thermal management is to maintain the integrated circuit (IC) junction temperature (Tj) below a specified limit to ensure reliable long term operation. The maximum  $T_J$  of IC components should be estimated in worst case operating conditions. The junction temperature can be calculated based on the power dissipated on the IC and the junction to ambient thermal resistance  $\theta_{JA}$  for the IC package in the application board and environment. The  $\theta_{JA}$  is not a given constant for the package and depends on the PCB design and the operating environment.

#### 7.5.1 Drive Power Requirement Calculations In SM74101

SM74101 is a single low side MOSFET driver capable of sourcing / sinking 3A / 7A peak currents for short intervals to drive a MOSFET without exceeding package power dissipation limits. High peak currents are required to switch the MOSFET gate very quickly for operation at high frequencies.




Figure 13.

The schematic above shows a conceptual diagram of the SM74101 output and MOSFET load. Q1 and Q2 are the switches within the gate driver. Rg is the gate resistance of the external MOSFET, and Cin is the equivalent gate capacitance of the MOSFET. The equivalent gate capacitance is a difficult parameter to measure as it is the combination of Cgs (gate to source capacitance) and Cgd (gate to drain capacitance). The Cgd is not a constant and varies with the drain voltage. The better way of quantifying gate capacitance is the gate charge Qg in coloumbs. Qg combines the charge required by Cgs and Cgd for a given gate drive voltage Vgate. The gate resistance Rg is usually very small and losses in it can be neglected. The total power dissipated in the MOSFET driver due to gate charge is approximated by:

$$\mathsf{P}_{\mathsf{DRIVER}} = \mathsf{V}_{\mathsf{GATE}} \times \mathsf{Q}_{\mathsf{G}} \times \mathsf{F}_{\mathsf{SW}}$$

Where

•  $F_{SW}$  = switching frequency of the MOSFET.

(1)

For example, consider the MOSFET MTD6N15 whose gate charge specified as 30 nC for  $V_{GATE}$  = 12V.

Therefore, the power dissipation in the driver due to charging and discharging of MOSFET gate capacitances at switching frequency of 300 kHz and  $V_{GATE}$  of 12V is equal to

 $P_{DRIVER} = 12V \times 30 \text{ nC} \times 300 \text{ kHz} = 0.108W.$ 

(2)

In addition to the above gate charge power dissipation, - transient power is dissipated in the driver during output transitions. When either output of the SM74101 changes state, current will flow from  $V_{CC}$  to  $V_{EE}$  for a very brief interval of time through the output totem-pole N and P channel MOSFETs. The final component of power dissipation in the driver is the power associated with the quiescent bias current consumed by the driver input stage and Under-voltage lockout sections.

Characterization of the SM74101 provides accurate estimates of the transient and quiescent power dissipation components. At 300 kHz switching frequency and 30 nC load used in the example, the transient power will be 8 mW. The 1 mA nominal quiescent current and 12V  $V_{GATE}$  supply produce a 12 mW typical quiescent power.

Therefore the total power dissipation



#### **Thermal Considerations (continued)**

$P_D = 0.118 + 0.008 + 0.012 = 0.138W.$	(3)
We know that the junction temperature is given by	
$T_{J} = P_{D} \times \theta_{JA} + T_{A}$	(4)
Or the rise in temperature is given by	
$T_{RISE} = T_J - T_A = P_D \times \theta_{JA}$	(5)

For WSON-6 package, the integrated circuit die is attached to leadframe die pad which is soldered directly to the printed circuit board. This substantially decreases the junction to ambient thermal resistance ( $\theta_{JA}$ ). By providing suitable means of heat dispersion from the IC to the ambient through exposed copper pad, which can readily dissipate heat to the surroundings,  $\theta_{JA}$  as low as 40°C / Watt is achievable with the package. The resulting Trise for the driver example above is thereby reduced to just 5.5 degrees.

Therefore  $T_{RISE}$  is equal to  $T_{RISE} = 0.138 \times 40 = 5.5^{\circ}C$ 

(6)

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The SM74101 can be used to drive a low side MOSFET with very low switching losses. Either one of the control input pins, IN or INB, can be used to control the gate drive to the MOSFET. The choice of the control input pin used will depend on the polarity of operation.

#### 8.2 Typical Application

The SM74101 is utilized in a DC/DC forward topology power supply as shown in Figure 14. The high peak gate drive current of the SM74101 allows for short rise and fall times on the primary side MOSFET, thereby improving overall efficiency of the system and reducing switching losses. It is used in conjunction with the LM5025 Active Clamp Voltage Mode PWM Controller to provide drive capability to the primary side MOSFET after isolation.




Figure 14. DC/DC Forward Topology Power Supply

#### 8.2.1 Design Requirements

The SM74101 is used in the non-inverting mode of operation. The IN pin is used to control the OUT signal to the primary side MOSFET. The signal that travels from OUT\_A and through the isolation transformer should be compatible with the high and low threshold voltages of the IN pin. INB is not used in this mode and is therefore connected to IN\_REF, which is also the primary side ground.






#### **Typical Application (continued)**

### 8.2.2 Detailed Design Procedure

See Power Supply Recommendations, Layout, and Thermal Considerations for key design considerations regarding the input supply, grounding, and thermal calculations specific to the SM74101.

#### 8.2.3 Application Curve

The rise and fall times of the OUT signal will depend on the capacitance of the MOSFET gate. Therefore, an appropriate MOSFET should be selected to meet the switching speed and efficiency requirements of the system.





## 9 Power Supply Recommendations

A Low ESR/ESL capacitor must be connected close to the IC and between the V<sub>CC</sub> and V<sub>EE</sub> pins to support high peak currents being drawn from V<sub>CC</sub> during turn-on of the MOSFET. Also, if either channel is not being used, the respective input pin (IN or INB) should be connected to either V<sub>EE</sub> or V<sub>CC</sub> to avoid spurious output signals.

## 10 Layout

#### 10.1 Layout Guidelines

Attention must be given to board layout when using the SM74101. Proper grounding is crucial. The driver needs a very low impedance path for current return to ground avoiding inductive loops. Two paths for returning current to ground are a) between SM74101 IN\_REF pin and the ground of the circuit that controls the driver inputs and b) between SM74101 V<sub>EE</sub> pin and the source of the power MOSFET being driven. Both paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance. These ground paths should be distinctly separate to avoid coupling between the high current paths (VCC, VEE, and OUT) and the logic signal paths (IN, INB, and IN\_REF) of the SM74101. With rise and fall times in the range of 10 to 30 ns, care is required to minimize the lengths of current carrying conductors to reduce their inductance and EMI from the high di/dt transients generated when driving large capacitive loads.

#### 10.2 Layout Example

Figure 16 shows an example layout for the SM74101 configured in the non-inverting mode of operation. In this mode, the INB pin is not used and is connected to IN\_REF. Two low ESR/ESL capacitors, C1 and C2, are used for input decoupling purposes and are placed as close as possible to the IC.

The level shift circuit and the separate input/output ground pins provide the option of single supply or split supply configurations. When driving the MOSFET gate from a single positive supply, the control ground should be connected to the power ground in an area of the board where the least amount of noise will exist. Otherwise, when using a split supply configuration, the control ground and power ground paths should be distinctly separate to avoid noise coupling between the two paths.



## Layout Example (接下页)




Figure 16. SM74101 Layout Example



## 11 器件和文档支持

## 11.1 商标

All trademarks are the property of their respective owners.

## 11.2 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

## 11.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。



## 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SM74101SD/NOPB	LIFEBUY	WSON	NGG	6	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L264B	
SM74101SDX/NOPB	LIFEBUY	WSON	NGG	6	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L264B	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SM74101SD/NOPB	WSON	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
SM74101SDX/NOPB	WSON	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

21-Oct-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SM74101SD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
SM74101SDX/NOPB	WSON	NGG	6	4500	367.0	367.0	35.0

## **MECHANICAL DATA**

# NGG0006A





#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司