

Technical documentation





OPA3S2859-EP

ZHCSMS7B - APRIL 2021 - REVISED DECEMBER 2021

OPA3S2859-EP 增强型产品双通道 900MHz、2.2nV/√Hz 可编程增益跨阻放大器

1 特性

ŦF

TEXAS


增益带宽积:900MHz ٠

INSTRUMENTS

- 内部可编程增益开关 •
- 高阻抗 FET 输入
- 输入电压噪声: 2.2nV/ √ Hz
- 压摆率:350V/µs •
- 电源电压范围: 3.3V 至 5.25V
- 静态电流:22mA/通道
- 断电模式 I_Q:75 μ A
- 温度范围:-55°C 至 125°C
- 支持国防、航天和医疗应用 ٠ - 受控基线
 - 一个组装和测试基地
 - 一个制造基地
 - 延长了产品生命周期
 - 延长了产品变更通知
 - 产品可追溯性

2 应用

- 可切换的跨阻放大器 •
- 智能弹药
- 激光测距 •
- 光时域反射计 (OTDR)
- 硅光电倍增器 (SiPM) 缓冲放大器
- 光电倍增管后置放大器
- 高速可编程增益放大器



3 说明


OPA3S2859-EP 是一款具有 CMOS 输入的宽带低噪声 可编程增益放大器,适用于宽带跨阻和电压放大器应 用。当将该器件配置为跨阻放大器 (TIA) 时, 0.9GHz 增益带宽积 (GBWP) 能够在低电容光电二极管 (PD) 应 用中实现高闭环带宽。

三个内部开关反馈路径以及一个可选的并行非开关反馈 路径最多允许四个可选增益配置。与使用分立式外部开 关的系统相比,内部开关将更大程度降低寄生影响,从 而提高性能。每个开关针对 < 1k Ω 到 > 100k Ω 的反 馈电阻值进行了优化,适用于宽动态范围的应用。使用 两线制并行接口控制两个通道的选定开关路径。对于所 选的每个通道,也可以通过施加锁存引脚来使增益路径 保持恒定,这随后会禁用所选通道的开关控制,并防止 通道更改增益。

器件信息(1)

器件型号	封装	封装尺寸(标称值)	
OPA3S2859-EP	WQFN (24)	4.00mm × 4.00mm	

如需了解所有可用封装,请参阅数据表末尾的封装选项附录。 (1)



跨阻带宽与频率间的关系





Table of Contents

1 特性	1
2 应用	1
3 说明	1
4 Revison History	
5 Pin Configuration and Functions	
6 Specifications	5
6.1 Absolute Maximum Ratings	5
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	
6.4 Thermal Information	5
6.5 Electrical Characteristics	
6.6 Switching Characteristics	8
6.7 Typical Characteristics	
7 Parameter Measurement Information	
8 Detailed Description	17
8.1 Overview	
8.2 Functional Block Diagram	
8.3 Feature Description	18

8.4 Device Functional Modes	18
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Examples	
12 Device and Documentation Support	
12.1 Device Support	
12.2 Documentation Support	
12.3 接收文档更新通知	
12.4 支持资源	
12.5 Trademarks	
12.6 Electrostatic Discharge Caution	
12.7 术语表	
13 Mechanical, Packaging, and Orderable	
Information	25

4 Revison History 注:以前版本的页码可能与当前版本的页码不同

Cł	nanges from Revision A (April 2021) to Revision B (December 2021)	Page
•	将数据表的状态从 <i>预告信息</i> 更改为量产数据	1



5 Pin Configuration and Functions




图 5-1. RTW Package 24-Pin WQFN With Exposed Thermal Pad Top View

表 5-1. Pin Functions

PIN		1/0	DESCRIPTION		
NAME	NO.		DESCRIPTION		
COM_A	23	I	Photodiode input - Channel A		
COM_B	8	I	Photodiode input - Channel B		
FB_A0	20	I	Feedback connection to Channel A $-$ TIA Gain Resistor (Low gain, optimized for gain in < 10 k Ω range)		
	21		Feedback connection to Channel A - TIA Gain Resistor		
FB_A1	21		(Mid gain, optimized for gain in 10 k Ω - 100 k Ω range)		
FB_A2	22	I	Feedback connection to Channel A $$ – TIA Gain Resistor (High gain, optimized for gain in > 100 k $\!\Omega$ range)		
FB_B0	11	I	Feedback connection to Channel B $-$ TIA Gain Resistor (Low gain, optimized for gain in < 10 k Ω range)		
	40		Feedback connection to Channel B - TIA Gain Resistor		
FB_B1 10			(Mid gain, optimized for gain in 10 k Ω - 100 k Ω range)		
FB_B2	9	I	Feedback connection to Channel B $-$ TIA Gain Resistor (High gain, optimized for gain in > 100 k Ω range)		
INA-	24	I	Negative (inverting) input for amplifier A		
INA+	A+ 1 I Positive (noninverting) input for amplifier A		Positive (noninverting) input for amplifier A		
INB-	7	I	Negative (inverting) input for amplifier B		
INB+	6	I	Positive (noninverting) input for amplifier B		



表 5-1. Pin Functions (continued)

P	IN	1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
LTCH_A 3		I	Latch control input for Channel A. <u>LTCH_A</u> = logic high (default) = transparent mode, gain setting changes based on SEL0 and SEL1 pins are reflected at the output. <u>LTCH_A</u> = logic low = latch mode = changing SEL0 and SEL1 pins does not affect the gain configuration of amplifier.			
LTCH_B 4		I	Latch control input for Channel B. LTCH_B = logic high (default) = transparent mode, gain setting changes based on SEL0 and SEL1 pins are reflected at the output. LTCH_B = logic low = latch mode = changing SEL0 and SEL1 pins does not affect the gain configuration of amplifier.			
PD 15		I	Power down pin. PD = logic high (default) = normal operation, PD = logic low = power down mode.			
SEL0	5	I	TIA gain selection. SEL0 = logic high (default). See 表 5-2 for details.			
SEL1	2	I	TIA gain selection. SEL1 = logic high (default). See 表 5-2 for details.			
VOUT_A	19	0	Output of amplifier A			
VOUT_B	12	0	Output of amplifier B			
VS- 13, 18		I	Negative (lowest) power supply			
VS+ 14, 16, 17		I	Positive (highest) power supply			
Thermal pad			Connect the thermal pad to the most negative power supply (pin 13 and 18) of the device under test (DUT).			

表 5-2. Select Pin Decoder

SEL1	SEL0	Gain
LOW	HIGH	Low Gain, optimized for gain in < 10 k Ω range
LOW	LOW	Mid Gain, optimized for gain in 10 k $\Omega~-~$ 100 k Ω range
HIGH	LOW	High Gain, optimized for gain in > 100 k Ω range
HIGH (Default)	HIGH (Default)	External Gain. All internal switches open



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Vs	Total supply voltage (V_{S+} - V_{S-})		5.5	V
V _{IN+} , V _{IN-}	Input voltage	(V _{S -}) - 0.5	(V _{S+}) + 0.5	V
V _{ID}	Differential input voltage		1	V
V _{OUT}	Output voltage	(V _{S -}) - 0.5	(V _{S+}) + 0.5	V
I _{IN}	Continuous input current		±4	mA
I _{OUT}	Continuous output current ⁽²⁾		25	mA
TJ	Junction temperature		150	°C
T _A	Operating free-air temperature	- 55	125	°C
T _{stg}	Storage temperature	- 65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Long-term continuous output current for electromigration limits

6.2 ESD Ratings

			VALUE	UNIT
V	Elocabolatio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1500	V
V(ESD	discharge	Charged device model (CDM), per JEDEC specification JEDEC JS-002, all pins ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Total supply voltage (V _{S+} - V _{S-})	3.3	5	5.25	V
T _A	Ambient temperature	- 55		125	°C

6.4 Thermal Information

		OPA3S2859-EP	
	THERMAL METRIC ⁽¹⁾	RTW	UNIT
		24 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	54.1	°C/W
R _{0 JC(top)}	Junction-to-case (top) thermal resistance	55.6	°C/W
R _{0 JB}	Junction-to-board thermal resistance	30.6	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	2.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	30.6	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	13.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AC PER	FORMANCE	· · · ·				
		V_{OUT} = 100 m V_{PP} , Gain = 1 k Ω , C _{IN} = 4 pF		130		MHz
SSBW	Small-signal transimpedance bandwidth ⁽¹⁾	V_{OUT} = 100 m V_{PP} , Gain = 10 k Ω , C _{IN} = 4 pF		40		MHz
	Sundwidding	V_{OUT} = 100 m V_{PP} , Gain = 100k Ω , Cin = 4 pF		14		MHz
GBWP	Gain-bandwidth product			900		MHz
	Slew rate (10% - 90%)	V _{OUT} = 2-V step		350		V/µs
e _n	Input-referred voltage noise	f = 1 MHz		2.2		nV/ √ Hz
Z _{OUT}	Closed-loop output impedance	f = 1 MHz		0.02		Ω
DC PER	FORMANCE					
A _{OL}	Open-loop voltage gain	f = DC	70	76		dB
A _{OL}	Open-loop voltage gain	T _A = -55°C to +125°C	64			dB
V _{OS}	Input offset voltage	$T_A = -55^{\circ}C$ to $+125^{\circ}C$	- 8	±0.9	8	mV
$\Delta V_{OS}/ \Delta T$	Input offset voltage drift	$T_A = -55^{\circ}C$ to $+125^{\circ}C$		- 2		µV/°C
I _{BN} , I _{BI}	Input bias current ⁽²⁾		- 50		50	pА
I _{BOS}	Input offset current ⁽²⁾		-50		50	pА
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 0.5 V$ (from midsupply), T _A = -55°C to +125°C	67	78		dB
INPUTS						
C _{IN+}	Non-inverting input capacitance			1.4		pF
C _{IN-}	Inverting input capacitance (3)			3		pF
V _{IH}	Common-mode input range (high)	CMRR > 62 dB , T _A = -55°C to +125°C	3.4	3.6		V
V _{IH}	Common-mode input range (high)	CMRR > 62 dB , V_{S+} = 3.3 V, T _A = -55°C to +125°C	1.7	1.9		V
V _{IL}	Common-mode input range (low)	CMRR > 62 dB , T _A = -55°C to +125°C		0	0.4	V
V _{IL}	Common-mode input range (low)	CMRR > 62 dB , V_{S+} = 3.3 V, T _A = -55°C to +125°C		0	0.4	V
OUTPUT	rs	·				
V _{OH}	Output voltage (high)	$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$	3.95	4.1		V
V _{OH}	Output voltage (high)	V _{S+} = 3.3 V, T _A = -55°C to +125°C	2.3	2.4		V
V _{OL}	Output voltage(low)	$T_{A} = -55^{\circ}C \text{ to } +125^{\circ}C$		1.1	1.2	V
V _{OL}	Output voltage(low)	V _{S+} = 3.3 V, T _A = -55°C to +125°C		1	1.15	V
I _{O_LIN}	Linear output drive (source and sink)	R _L = 10 Ω, A _{OL} > 52 dB	65	74		mA
I _{O_LIN}	Linear output drive (source and sink)	R_L = 10 Ω, A_{OL} > 52 dB, T_A = -55°C to +125°C	58			mA
CHANN	EL-TO-CHANNEL MATCHING					
	Crosstalk (output-referred)	f = 1 MHz, Gain = 100 kΩ, V _{OUT} = 100 mV _{PP}		-70		dB
	Offset voltage mismatch	T _A = -55°C to +125°C	-10		10	mV
	Offset current mismatch		-20		20	pА



6.5 Electrical Characteristics (continued)

 V_{S+} = 5 V, V_{S-} = 0 V, R_L = 200 Ω , output load is referenced to midsupply, input common-mode biased at midsupply, and $T_A \approx$ +25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
POWER SUPPLY										
		V _{S+} = 5 V		44	53	mA				
l _Q	Quiescent current (both channels)	V _{S+} = 5 V, T _A = +125°C		51	63	mA				
		V _{S+} = 5 V, T _A = -55°C		39	47	mA				
PSRR+	Power Supply Rejection Ratio	T _A = -55°C to +125°C	72	85		dB				
PSRR-	Power Supply Rejection Ratio	T _A = -55°C to +125°C	66	72		dB				
POWER	DOWN									
	Disable voltage threshold	Voltage referenced to V_{S+} , amplifier OFF below this voltage, $T_A = -55^{\circ}C$ to $+125^{\circ}C$	V _{S+} - 1.5	V _{S+} - 1.3		V				
	Enable voltage threshold	Voltage referenced to V_{S+} , amplifier ON above this voltage, $T_A = -55^{\circ}C$ to $+125^{\circ}C$		V _{S+} - 1.2	V _{S+} - 0.8	V				
	Power-down quiescent current			75	140	μA				
	Power-down quiescent current	T _A = -55°C to +125°C			170	μA				
	PD bias current	$V_{\overline{PD}} = V_{S-} \text{ or } V_{S+}$		6		μA				
	PD bias current	$V_{\overline{PD}} = V_{S-} \text{ or } V_{S+}, T_A = -55^{\circ}\text{C to } +125^{\circ}\text{C}$			22	μA				
	PD bias current	V _{PD} at switching threshold		160		μA				
	PD bias current	V_{PD} at switching threshold, T _A = -55°C to +125°C			405	μA				
	Turnon time delay	Time to V _{OUT} = 90% of final value		90		ns				
	Turnoff time delay	Time to V _{OUT} = 10% of final value		330		ns				

(1) C_{IN} = Photodiode capacitance + PCB capacitance. Photodiode capacitance is 3.3 pF and estimated PCB capacitance is 0.7 pF.

(2) Leakage currents from switches are not included in this measurement.

(3) C_{IN-} refers to the capacitance at the inverting input of the amplifier. C_{IN-} = C_{IN-(CM)} + C_{DIFF} + Switch capacitance on the amplifier inverting pin (ON capacitance of the closed switch + OFF capacitance for open switches).



6.6 Switching Characteristics

 V_{S+} = 5 V, V_{S-} = 0 V, input common-mode biased at midsupply, R_{F0} = 1 k Ω , R_{F1} = 10 k Ω , R_{F2} = 100 k Ω , R_L = 200 Ω , output load is referenced to midsupply, and $T_A \approx +25^{\circ}$ C (unless otherwise noted), see figure 7-1 for schematic configuration. ⁽¹⁾ ⁽²⁾

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
GAIN SWIT	CHES	1					
		SW ₀ OFF to SW ₁ ON		160			
	Switch transition-time ⁽⁵⁾	SW ₀ OFF to SW ₂ ON		230			
		SW ₁ OFF to SW ₀ ON	80			20	
		SW ₁ OFF to SW ₂ ON		230		ns	
		SW ₂ OFF to SW ₀ ON	80				
		SW ₂ OFF to SW ₁ ON					
C _{COM0}	COM capacitance ^{(3) (6)}	SW _{COM0} ON; SW _{COM1} and SW _{COM2} OFF		1.3			
C _{COM1}		SW_{COM1} ON; SW_{COM0} and SW_{COM2} OFF		1.2	1.2		
C _{COM2}		SW _{COM2} ON; SW _{COM0} and SW _{COM1} OFF		1.2			
C _{COM_OPEN}		SW_{COM0} , SW_{COM1} and SW_{COM2} OFF		1.2			
C _{FB0}	- FB capacitance ^{(5) (7)}	SW ₀ ON		1.9		pF	
C _{FB1}		SW1 ON		1.6			
C _{FB2}		SW ₂ ON		1.5			
C _{FB0_OPEN}		SW ₀ OFF		1.4			
C _{FB1_OPEN}			1.2				
C _{FB2_OPEN}		SW ₂ OFF		1.1			
R _{ON_COM0}				80			
R _{ON_FB0}				38			
R _{ON_COM1}	On resistance ^{(8) (9)}			125		Ω	
R _{ON_FB1}				37		52	
R _{ON_COM2}				375			
R _{ON_FB2}				35			
		${\rm SW}_{\rm COM0}$ for Channel A and B		0.15			
		SW _{FB0} for Channel A and B	0.4				
	On resistance channel-to-channel	SW _{COM1} for Channel A and B		0.45		Ω	
	matching ^{(3) (4)}	SW _{FB1} for Channel A and B		0.07		22	
		SW _{COM2} for Channel A and B		3			
		SW _{FB2} for Channel A and B		0.12			



6.6 Switching Characteristics (continued)

 $V_{S+} = 5 V$, $V_{S-} = 0 V$, input common-mode biased at midsupply, $R_{F0} = 1 k \Omega$, $R_{F1} = 10 k \Omega$, $R_{F2} = 100 k \Omega$, $R_L = 200 \Omega$, output load is referenced to midsupply, and $T_A \approx +25^{\circ}$ C (unless otherwise noted), see figure 7-1 for schematic configuration. ⁽¹⁾ ⁽²⁾

11.20 11	· · · · ·			U					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
OGIC PIN FUNCTION (LATCH, SEL)									
Logic low threshold	Logic low below the threshold voltage, $T_A = -55^{\circ}C$ to +125°C	V _{S+} - 1.5	V _{S+} - 1.3		V				
Logic high threshold	Logic high above the threshold voltage, $T_A = -55^{\circ}C$ to +125°C		V _{S+} - 1.2	V _{S+} - 0.8	V				
Bias current	$V_{PIN} = V_{S-}$ or V_{S+}		6		μA				
Bias current	$V_{PIN} = V_{S-}$ or V_{S+} , $T_A = -55^{\circ}C$ to $+125^{\circ}C$			22	μA				
Bias current	V _{PIN} at switching threshold		160		μA				
Bias current	V_{PIN} at switching threshold, T _A = -55°C to +125°C			405	μA				
Setup time		100			ns				
Hold time		100			ns				

(1) All the specifications apply for both Channels A and B, unless otherwise noted.

(2) When switching from one gain condition to another, the new gain switches are closed before opening the previous gain switches (make-before-break).

(3) SW_{COM0}, SW_{COM1}, SW_{COM2} refer to switch on the common-mode side (COM) for the different gain options.

(4) SW_{FB0}, SW_{FB1}, SW_{FB2} refer to switch on the feedback side (FB) for the different gain options.

(5) SW₀, SW₁, SW₂ refers to the two switches needed for a given gain condition. For example, SW0 refers to SW_{COM0} and SW_{FB0}.

(6) C_{COM0}, C_{COM1}, C_{COM2} is the capacitance at the COM pin for different gain options. It is equal to ON capacitance of closed switch + OFF capacitance of open switches.


(7) C_{FB0}, C_{FB1}, C_{FB2} is the capacitance at the FB_X pin. It is equal to ON capacitance of the gain option selected (SW_{COM0} + SW_{FB0} capacitance).

(8) R_{ON_COM0}, R_{ON_COM1}, R_{ON_COM2}, refer to ON resistance for the COM side switch.


(9) R_{ON FB0}, R_{ON FB1}, R_{ON FB2}, refer to ON resistance for the FB side switch.




6.7 Typical Characteristics




























7 Parameter Measurement Information

The test setup configuration for OPA3S2859-EP is shown below.




图 7-1. Switching Characteristics Configuration




8 Detailed Description

8.1 Overview

The OPA3S2859-EP features dual channel, high-speed, low noise, wide gain bandwidth amplifier with programmable gain switches to offer a compact, easy-to-use device for wideband transimpedance applications, high-speed data acquisition systems, and applications with weak signal inputs that require low-noise and high-gain front ends. Integrated switches allow for multiple gain settings on a single amplifier stage without the need for an additional multiplexer, therefore minimizing board parasitics.

The OPA3S2859-EP is offered in a 4-mm × 4-mm, 24-pin WQFN package that features multiple feedback (FB) pins for different gain options to make simple feedback network connection between the amplifier output and inverting input. The three internally switched feedback paths along with an additional parallel non-switched feedback path allows for up to four selectable gain configurations.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Programmable Gain

The OPA3S2859-EP features integrated switches that can be used for implementing different gain configurations. The closed-loop bandwidth and noise of a TIA are affected by the transimpedance gain and photodiode capacitance. The OPA3S2859-EP has a higher bandwidth in its low-gain configuration for a given value of photodiode capacitance compared to the high-gain configuration. Increasing the gain of the TIA stage by a factor of X increases the output signal by a factor X, but the noise contribution from the resistor only increases by \sqrt{X} . The input-referred noise density of the low-gain configuration is therefore higher than the input-referred noise density of the high-gain configuration.

OPA3S2859-EP provides control for switching among three independently-configured external feedback networks using FB_x0, FB_x1, FB_x2 pins, and allows for up to four selectable gain configurations with an additional parallel non-switched feedback path. The internal switches minimize parasitic contributions to increase performance compared to external methods. Each switch is optimized for increasing feedback resistor values ranging from < 1 k Ω to > 100 k Ω for wide dynamic range applications. The selected switch path is controlled for both channels using a 2-wire parallel interface (SEL0 and SEL1).

In many systems it is typical that gain will switch sequentially (also known as adjacent gain switching). For example, the gain will switch low to medium to high or high to medium to low. When switching between adjacent gains, the switches feature make-before-break switching, when programmed to a different switch connection, the previous switch does not change to high impedance state until the new switch is closed, with a typical 80 ns to 230 ns delay when both switches are closed. This feature helps the amplifier from not operating in an open-loop state when the switches are used in a switched-gain transimpedance configuration.

8.3.2 Slew Rate

The OPA3S2859-EP features a high slew rate of 350 V/ μ s. The slew rate is a critical parameter in high-speed pulse applications such as optical time-domain reflectometry (OTDR). The high slew rate implies that the device accurately reproduces a 2-V, sub 100-ns pulse edge, as seen in 8 6-11. The wide bandwidth and slew rate of the device make it an excellent amplifier for high-speed signal-chain front ends.

8.3.3 Input and ESD Protection

The OPA3S2859-EP is fabricated on a low-voltage, high-speed, BiCMOS process. The internal, junction breakdown voltages are low for these small geometry devices, and as a result, all device pins are protected with internal ESD protection diodes to the power supplies. There are two antiparallel diodes between the inputs of the amplifier that clamp the inputs during an overrange or fault condition.

8.4 Device Functional Modes

8.4.1 Split-Supply and Single-Supply Operation

The OPA3S2859-EP can be configured with single-sided supplies or split-supplies without degrading performance. In either case, the thermal pad should be tied to the same voltage as V_{S-} .

8.4.2 Power-Down Mode

The OPA3S2859-EP features a power-down mode to conserve power. Connecting the PD pin low disables the amplifier thereby reducing the quiescent current and places the output in a high-impedance state.

PD pin has an internal pull up resistor, if the pin is left floating then the device defaults to an ON state. The \overline{PD} disable and enable threshold voltages are with reference to the positive supply, as shown in the *Electrical Characteristics* section. If the amplifier is configured with the positive supply at 5 V and the negative supply at ground, then the disable and enable threshold voltages are 3.5 V and 4.2 V, respectively. If the amplifier is configured with ±2.5 V supplies, then the threshold voltages are at 1 V and 1.7 V.



8.4.3 Gain Select Mode (SEL)

The OPA3S2859-EP features two pins SEL0 and SEL1 to choose between three different internal switch networks and an external option. The SELx disable and enable threshold voltages are with reference to the positive supply as shown in the *Switching Characteristics* table. Note: while the SELx logic will select the same switch configuration for channel A and B, the external components (feedback network) of channels A and B do not have to be exactly the same.

When switching between different gain settings (feedback networks), the device has a transition time of only 80 ns to 230 ns (typical) as shown in the *Switching Characteristics* table. In many systems, it is typical that gain will be stepped sequentially (for example, low to medium to high or high to medium to low). The SELx logic assignment ensures that switching gains up or down involve only one input-pin transition, reducing the probability of unintended false codes during logic settling, as shown in $\frac{1}{5}$ 5-2.

8.4.4 Latch Mode

OPA3S2859-EP features $LTCH_A$ and $LTCH_B$ pins which independently latch the gain configuration for Channel A and Channel B, respectively. If the latch control inputs are connected to logic high or floating, then the chosen feedback selection (through the SEL0 and SEL1 pins) applies to A and B analog channels immediately, this is also called transparent mode. If the latch control inputs are logic low, then changing the feedback selection (through the SEL0 and SEL1 pins) does not affect the gain configuration of the respective amplifier channel. 🔀 8-1 shows minimum timing requirements that should be met when using $LTCH_x$ pins to latch gain configuration.

By using the latch control input for each channel, the feedback selection can be controlled separately from the common SEL1 and SEL0 pins, see an example below. The latch control inputs can also provide benefits in some cases where channel A and B need to have the same configuration. For example, in transparent mode, when switching between different gain settings any timing skew from SEL1 and SEL0 may result in unintended switch logic configurations for a short-duration resulting in transient output glitch. These intermediate glitch states can be minimized by holding the $\overline{\text{LTCH x}}$ pin low until the new selection value at SEL pins has settled.

This feature is also useful in larger systems with multiple OPA3S2859-EP devices, the gain path can be set using common SEL0 and SEL1 signals for all the devices and latch pins can be used to control the gain independently for each amplifier channel.

Example configuration, to update the gain settings for Channel A only, follow these steps:

1. Set <u>LTCH_B</u> to logic low (latch mode), this way changes made on Channel A do not affect Channel B gain configuration.

2. If <u>LTCH_A</u> is high (transparent mode), use SEL0 and SEL1 pins to select the feedback network of interest. If <u>LTCH_A</u> is low, toggle it to logic high and use SEL0 and SEL1 pins to select the feedback network of interest.

3. To hold the selected gain, set <u>LTCH_A</u> to logic low. Ensure minimum setup time requirements (100 ns) are met between SELx selection to <u>LTCH_A</u> going low. Also, ensure that during the hold time (100 ns), no changes should be made on SELx pins. The minimum timing is based on internal device configuration, if needed, additional time must be added due to board layout parasitics and signal delays.

4. Gain setting for channel A is now latched and any changes on SELx pins will not change the gain configuration for channel A.




图 8-1. Timing Diagram



9 Application and Implementation

备注


以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。


9.1 Application Information

The OPA3S2859-EP offers a unique combination of dual channel, wide bandwidth low noise amplifiers with integrated programmable gain switches. This combination makes this amplifier an excellent choice for photodiode transimpedance amplifier applications with variable gain needs.

9.2 Typical Application

Section 29-1 shows the circuit used to measure transimpedance bandwidth of the OPA3S2859-EP with different feedback network setting options. This configuration imitates the impedance of the photodiode on the input of the TIA.





9.2.1 Design Requirements

The objective is to design a variable gain, low noise, wideband optical front-end transimpedance amplifier. The design requirements are:

- Amplifier supply voltage: ± 2.5 V
- Transimpedance gain: $1 \text{ k}\Omega$, $10 \text{ k}\Omega$, $100 \text{ k}\Omega$
- Photodiode capacitance: C_{APD} = 3.3 pF (additional estimated PCB capacitance = 0.7 pF)
- Target bandwidth: 130 MHz, 40 MHz, 14 MHz

9.2.2 Detailed Design Procedure

The OPA3S2859-EP meets the growing demand for wideband, low-noise photodiode amplifiers. The closed-loop bandwidth of a transimpedance amplifier is a function of the following:




- 1. The total input capacitance (C_{IN}). This total includes the photodiode capacitance, the input capacitance of the amplifier (common-mode and differential capacitance) and any stray capacitance from the PCB.
- 2. The op amp gain bandwidth product (GBWP).
- 3. The transimpedance gain (R_F).

Solution 9-1 shows the OPA3S2859-EP configured as programmable gain TIA using different feedback paths through the switch network. The feedback resistance (R_F) and the input capacitance (C_{IN}) form a zero in the noise gain that results in instability if left unchecked. To counteract the effect of the zero, a pole is inserted into the noise gain transfer function by adding the feedback capacitor (C_F). The *Transimpedance Considerations for High-Speed Amplifiers Application Report* discusses theories and equations that show how to compensate a transimpedance amplifier for a particular transimpedance gain and input capacitance. The bandwidth and compensation equations from the application report are available in an Excel[®] calculator. *What You Need To Know About Transimpedance Amplifiers – Part 1* provides a link to the calculator.

The equations and calculators in the referenced application report and blog posts are used to model the bandwidth (f_{-3dB}) and noise performance of the OPA3S2859-EP configured as a TIA. For this setup, to emulate an ideal current source, choose R_{IN} value to be 1 to 10x greater than R_F such that the low frequency noise gain closer to 1 V/V to 2 V/V ($R_F = 1 \ k \Omega$, 10 k Ω , 100 k Ω , $R_{IN} = 10 \ k \Omega$, 100 k Ω , 100 k Ω ; respectively). The resultant performance is shown in \mathbb{K} 9-2. To maximize bandwidth, make sure to reduce any stray parasitic capacitance from the PCB. Increasing R_F results in lower bandwidth. To maximize the signal-to-noise ratio (SNR) in an optical front-end system, maximize the gain in the TIA stage.

9.2.3 Application Curves





10 Power Supply Recommendations

The OPA3S2859-EP operates on supplies from 3.3 V to 5.25 V. The device operates on single-sided supplies, split and balanced bipolar supplies, and unbalanced bipolar supplies. Because the OPA3S2859-EP does not feature rail-to-rail inputs or outputs, the input common-mode and output swing ranges are limited at 3.3-V supplies.

11 Layout

11.1 Layout Guidelines

Achieving optimum performance with a high-frequency amplifier, such as the OPA3S2859-EP, requires careful attention to board layout parasitics and external component types. Recommendations that optimize performance include the following:

- Reduce capacitive coupling between feedback traces. Trace-to-trace capacitance between the three feedback connection traces can cause the traces to couple together at high frequency and effect the gain of the device. Particularly for high gain feedback configurations, capacitive coupling to feedback paths with lower gain can significantly reduce the bandwidth if not properly isolated. For example, in a circuit configuration with 100k, 10k, and 1k feedback elements, the 100k gain path can see over 66% reduction in bandwidth when using an non-optimized feedback layout. To properly isolate the feedback traces it is important to space the traces out and pour ground plane between the traces to isolate their capcitance; additional trace length, however, does add further inductance and capacitance to the traces which can also effect performance. Therefore, it is important to balance the feedback area and trace length to best minimize the major parasitic effect. A good starting point is to use a design similar to the evaluation module with a feedback area of approximately 6 mm × 6 mm. This can then be adjusted depending on circuit limitations and needs.
- Minimize parasitic capacitance from the signal I/O pins to ac ground. Parasitic capacitance on the output pins can cause instability where as parasitic capacitance on the input pin reduces the amplifier bandwidth. To reduce unwanted capacitance, cut out the power and ground traces under the signal input pins, output pins, and exterior feedback trace when possible. A small value isolation resistor between the DUT output and feedback network can also help reduce the parasitic loading caused by the feedback trace on the output. Otherwise, ground and power planes must be unbroken elsewhere on the board.
- Minimize the distance from the power-supply pins to the high-frequency bypass capacitors. Use high-quality, 100-pF to 0.1-μF, COG and NPO-type decoupling capacitors with voltage ratings at least three times greater than the amplifiers maximum power supplies. Place the smallest value capacitors on the same side as the DUT. If space constraints force the larger value bypass capacitors to be placed on the opposite side of the PCB, use multiple vias on the supply and ground side of the capacitors. This configuration makes sure that there is a low-impedance path to the amplifiers power-supply pins across the amplifiers gain bandwidth specification. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2-μF to 6.8-μF) decoupling capacitors that are effective at lower frequency must be used on the supply pins. Place these decoupling capacitors further from the device. Share the decoupling capacitors among several devices in the same area of the printed circuit board (PCB).

11.2 Layout Examples

[X] 11-1 shows a typical layout around the OPA3S2859-EP based on the evaluation module. The smallest decoupling capacitors were placed as close as possible to the DUT with wide metal area to minimize inductance. Special attention was placed on the feedback network layout to optimize the design for a typical application using 1 k Ω , 10 k Ω , and 100 k Ω feedback resistors. Please see [X] 11-2 for more details. The black colored areas under the input and feedback traces show the voids cut in the ground plane underneath the traces to minimize capacitance to ground as much as possible.






图 11-1. General Layout Example

11-2 shows an example of a feedback network from the evaluation module optimized to reduce the capacitive coupling between the feedback and output traces. Ground plane is poured between each of the feedback traces and component footprints as much as possible for the best isolation. A small isolation resistor (RISO) in connected between the output and feedback trace to help isolate the trace capacitance from being directly connected to the DUT output. Additionally, the ground plane is removed from under the feedback trace to further reduce the parasitic capacitance to ground created by the additional trace length required for the feedback network.

Copyright © 2022 Texas Instruments Incorporated

OPA3S2859-EP ZHCSMS7B - APRIL 2021 - REVISED DECEMBER 2021






图 11-2. Feedback Network Layout Recommendations



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

- Texas Instruments, Optical Front-End System Reference Design design guide
- Texas Instruments, LIDAR-Pulsed Time-of-Flight Reference Design Using High-Speed Data Converters design guide
- Texas Instruments, LIDAR Pulsed Time of Flight Reference Design design guide

12.2 Documentation Support

12.2.1 Related Documentation

See the following for related documentation:

- Texas Instruments, OPA3S2859-EP Evaluation Module user's guide
- Texas Instruments, Transimpedance Considerations for High-Speed Amplifiers application report
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 1 blog
- Texas Instruments, What You Need To Know About Transimpedance Amplifiers Part 2 blog
- Texas Instruments, Training Video: How to Design Transimpedance Amplifier Circuits
- Texas Instruments, Training Video: High-Speed Transimpedance Amplifier Design Flow
- Texas Instruments, Training Video: How to Convert a TINA-TI Model into a Generic SPICE Model

12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

Excel[®] is a registered trademark of Microsoft Corporation.

所有商标均为其各自所有者的财产。

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA3S2859MRTWREP	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	3S2859	Samples
V62/22603-01XE	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		3S2859	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF OPA3S2859-EP :

Catalog : OPA3S2859

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司