## 适用于平板电脑的 LP8556 高效 LED 背光驱动器

1 特性
－高效直流／直流升压转换器，具有集成式 $0.19 \Omega$ 功率 MOSFET 和三个开关频率选项：312kHz， 625 kHz 和 1250 kHz
－ 2.7 V 至 36 V 升压开关输入电压范围支持多节锂离子电池

## （2．7V 至 $20 \mathrm{~V} \mathrm{~V}_{\mathrm{DD}}$ 输入范围）

－7V 至 43 V 升压开关输出电压范围可支持低至 3
个，高至 12 个每通道串联 WLED

- 可配置通道数（1至6个）
- 每通道高达 50 mA
- PWM 和／或 I ${ }^{2} \mathrm{C}$ 亮度控制
- 相移 PWM 模式降低了可闻噪声
- 自适应调光，可获得更高的 LED 驱动光学效率
- 可编程边沿速率控制和扩频方案可最大限度减少开关噪声并提升 EMI 性能
－LED 故障（短路和开路）检测，UVLO，TSD， OCP 和 OVP（多达 6 个阈值选项）
－采用小型 20 引脚， 0.4 mm 间距 DSBGA 封装和 24 引脚， 0.5 mm 间距 WQFN 封装

2 应用
用于平板电脑 LCD 的 LED 背光

简化原理图


## 3 说明

LP8556 器件是具有异步升压转换器和可由 PWM 信号或 I ${ }^{2}$ C 主器件控制的六路高精度电流阱的白色 LED 驱动器。

升压转换器采用自适应输出电压控制，可为 LED 驱动器在 7 V 至 43 V 之间设置最佳电压。这一特性可将输出电压调整为满足所有条件的最低级别，从而最大限度地减少功耗。转换器可以在三个开关频率下工
作： $312 \mathrm{kHz}, ~ 625 \mathrm{kHz}$ 和 1250 kHz ，开关频率可以使用外部电阻器进行设置或通过 EPROM 进行预配置。可编程转换率控制和扩展频谱方案最大限度地减小了开关噪声并提高了 EMI 性能。

PWM 调光分辨率高达 15 位，可用于设定 LED 灌流。专有自适应调光模式，能够更大程度地节省系统能耗。此外，相移 LED PWM 调光功能减小了可闻噪声并且允许采用更小的升压输出电容。

LP8556器件还具有完整的故障保护 特性，确保器件和外部组件可靠运行。其中包括输入欠压锁定 （UVLO），热关断（TSD），过流保护（OCP），最高 6 级过压保护（OVP），LED 开路和短路检测。

LP8556 的工作环境温度范围为 $-30^{\circ} \mathrm{C}$ 至 $+85^{\circ} \mathrm{C}$ 。它采用节省空间的 20 引脚 DSBGA 封装和 24 散热垫 WQFN 封装。

器件信息 ${ }^{(1)}$

| 器件型号 | 封装 | 封装尺寸 |
| :---: | :--- | :--- |
| LP8556 | DSBGA（20） | $2.401 \mathrm{~mm} \times 1.74 \mathrm{~mm}$（最大 <br> 值） |
|  | WQFN（24） | $4.00 \mathrm{~mm} \times 4.00 \mathrm{~mm}$（标称 <br> 值） |

（1）如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

## 目录

1 特性 ..... 1
2 应用 ..... 1
3 说明 ..... 1
4 修订历史记录 ..... 2
5 Device Options ..... 3
6 Pin Configuration and Functions ..... 4
7 Specifications ..... 6
7．1 Absolute Maximum Ratings ..... 6
7．2 ESD Ratings ..... 6
7．3 Recommended Operating Conditions ..... 6
7．4 Thermal Information ..... 7
7．5 Electrical Characteristics ..... 7
7．6 Electrical Characteristics－Boost Converter ..... 8
Electrical Characteristics－LED Driver ..... 9
7．8 Electrical Characteristics－PWM Interface ..... 9
7．9 Electrical Characteristics－Logic Interface ..... 10
$7.10 I^{2} \mathrm{C}$ Serial Bus Timing Parameters（SDA，SCL） ..... 10
7．11 Typical Characteristics ..... 11
8 Detailed Description ..... 12
8．1 Overview ..... 12
8．2 Functional Block Diagram ..... 12
8．3 Feature Description ..... 13
8．4 Device Functional Modes ..... 28
8．5 Programming ..... 28
8．6 Register Maps ..... 32
9 Application and Implementation ..... 45
9．1 Application Information ..... 45
9.2 Typical Application ..... 47
10 Power Supply Recommendations ..... 51
11 Layout ..... 51
11．1 Layout Guidelines ..... 51
11．2 Layout Examples ..... 52
12 器件和文档支持 ..... 54
12.1 接收文档更新通知 ..... 54
12.2 社区资源 ..... 54
12.3 商标 ..... 54
12.4 静电放电警告 ..... 54
12．5 Glossary ..... 54
13 机械，封装和可订购信息 ..... 54

## 4 修订历史记录

Changes from Revision K（March 2019）to Revision L ..... Page
－Deleted 03H register from Table 9 ..... 32
－Deleted 8．6．1．4 Identification section from the Register Bit Explanations ..... 33
Changes from Revision J（January 2018）to Revision K Page
－Added separate ESD Rating for the WQFN package－changed from＂$\pm 2000$＂to＂$\pm 1000$＂． ..... 6
Changes from Revision I（March 2016）to Revision J ..... Page
－Added content in VBOOST＿RANGE description of CFG9E ..... 38
Changes from Revision H（December 2014）to Revision I Page
－Changed＂25 mA＂to＂23 mA＂－E00，E08 and E09 SQ rows，E09，E11 TME rows ..... 3
－Changed Handing Ratings table to ESD Ratings ..... 6
－Added updated Thermal Information ..... 7
－Changed subtracted 1 from bit value of all Table 4 ＂$f_{\mathrm{PWM}}[\mathrm{Hz}]$（Resolution）＂entries ..... 20
－Changed subtracted 1 from bit value of all Table 5 ＂$f_{\text {PWM }}[\mathrm{Hz}]$（Resolution）＂entries except 2402 ..... 21
－Changed＂via EPROM＂in Table 13 title to＂With an External Resistor＂ ..... 46
－Changed subtracted 1 from bit values of all Table 13 ＂$f_{\text {PWM }}[H z]$（Resolution）＂entries except 2402 ..... 46
－已添加 引脚配置和功能 部分，处理额定值 表，特性 说明 部分，器件功能模式，应用和实施 部分，电源建议 部分，布局 部分，器件和文档支持 部分以及机械，封装和可订购信息 部分

## Changes from Revision E（August 2013）to Revision G

－Changed Description of＂1＝＂for OCP row in Fault table，STATUS Register Section．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 34
－Changed A7h values for E02，E03，E04，E06，E07，E09，E11 DSGBA EPROM Bit Explanations tables ．．．．．．．．．．．．．．．．．．．．．．．．．．． 36
－Deleted E00，E01，E08，E10，E12，E13 columns and A8H row from 3 EPROM Bit Explanations table．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 36
－Changed values for E00，E08，E09 WQFN EPROM Settings table．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 37

## 5 Device Options

| ORDERABLE DEVICE ${ }^{(1)}$ | PACKAGE TYPE | DEVICE OPTION |  | MAXIMUM LED CURRENT | BOOST OUTPUT VOLTAGE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ－E00／NOPB LP8556SQE－E00／NOPB LP8556SQX－E00／NOPB | WQFN | ＂PWM Only＂－Recommended for systems without an $I^{2} \mathrm{C}$ master． | 5 | 23 mA | 16 V to 34.5 V |
| LP8556SQ－E08／NOPB LP8556SQE－E08／NOPB LP8556SQX－E08／NOPB |  |  | 4 |  |  |
| LP8556SQ－E09／NOPB LP8556SQE－E09／NOPB LP8556SQX－E09／NOPB |  |  | 6 |  |  |
| LP8556TME－E02／NOPB LP8556TMX－E02／NOPB | DSBGA | ＂PWM and $\mathrm{I}^{2} \mathrm{C}$＂－Recommended for systems with an $\mathrm{I}^{2} \mathrm{C}$ master． | 6 | 25 mA | 16 V to 30 V |
| LP8556TME－E03／NOPB LP8556TMX－E03／NOPB |  | ＂PWM Only＂－Recommended for systems without an $I^{2} \mathrm{C}$ master． | 5 | 20 mA | 16 V to 34.5 V |
| LP8556TME－E04／NOPB LP8556TMX－E04／NOPB |  |  | 6 | 20 mA | 16 V to 25 V |
| LP8556TME－E05／NOPB LP8556TMX－E05／NOPB |  | ＂Non－programmed＂－This option is for evaluation purposes only． | Can be programmed to any available． | 25 mA | Can be programmed to any available． |
| LP8556TME－E06／NOPB LP8556TMX－E06／NOPB |  | ＂PWM Only＂－Recommended for systems without an $I^{2} \mathrm{C}$ master． | 5 | 25 mA | 16 V to 39 V |
| LP8556TME－E07／NOPB LP8556TMX－E07／NOPB |  |  | 4 | 20 mA | 12.88 V to 30 V |
| LP8556TME－E09／NOPB LP8556TMX－E09／NOPB |  |  | 6 | 23 mA | 16 V to 34.5 V |
| LP8556TME－E11／NOPB LP8556TMX－E11／NOPB |  | ＂PWM and $\mathrm{I}^{2} \mathrm{C}$＂－Recommended for systems with an $\mathrm{I}^{2} \mathrm{C}$ master． | 3 | 23 mA | 7 V to 21 V |

（1）For the most current package and ordering information，see the Package Option Addendum at the end of this document，or see the TI website at www．ti．com．

## 6 Pin Configuration and Functions



Pin Functions

| PIN |  |  | TYPE ${ }^{(1)}$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| DSBGA | WQFN | NAME |  |  |
| A1, B1 | 1, 2 | SW | A | A connection to the drain terminal of the integrated power MOSFET. |
| A2, B2 | 3, 4 | GND_SW | G | A connection to the source terminal of the integrated power MOSFET. |
| A3 | 5 | SDA | 1/O | $\mathrm{I}^{2} \mathrm{C}$ data input/output pin |
| A4 | 6 | SCL | I | $1^{2} \mathrm{C}$ clock input pin |
| B3 | 9 | PWM | 1 | PWM dimming input. Supply a $75-\mathrm{Hz}$ to $25-\mathrm{kHz}$ PWM signal to control dimming. This pin must be connected to GND if unused. |
| B4 | 7 | EN / VDDIO | P | Dual-purpose pin serving both as a chip enable and as a power supply reference for PWM, SDA, and SCL inputs. Drive this pin with a logic gate capable of sourcing a minimum of 1 mA . |
| C1 | 22 | VDD | P | Device power supply pin. Provide $2.7-\mathrm{V}$ to $20-\mathrm{V}$ supply to this pin. This pin is an input of the internal LDO regulator. The output of the internal LDO is what powers the device. |
| C2 | 20 | VBOOST | A | Boost converter output pin. The internal feedback (FB) and overvoltage protection (OVP) circuitry monitors the voltage on this pin. Connect the converter output capacitor bank close to this pin. |
| C3 | 21 | FSET | A | A connection for setting the boost frequency and PWM output dimming frequency by using an external resistor. Connect a resistor, $\mathrm{R}_{\text {FSET }}$, between this pin and the ground reference (see Table 5). This pin may be left floating if PWM_FSET_EN = 0 AND BOOST_FSET_EN $=0$ (see Table 10). |
| C4 | 14 | LED3 | A | LED driver - current sink terminal. If unused, it may be left floating. |
| D1 | 19 | VLDO | P | Internal LDO output pin. Connect a capacitor, CVLDO, between this pin and the ground reference. |
| D2 | 23 | ISET | A | A connection for the LED current set resistor. Connect a resistor, $\mathrm{R}_{\mathrm{ISET}}$, between this pin and the ground reference. This pin may be left floating if ISET_EN = 0 (see Table 10). |
| D3 | $\begin{gathered} 10,11,15,24 \text {, } \\ \text { DAP } \end{gathered}$ | GND | 1 | Ground pin. |
| D4 | 13 | LED2 | A | LED driver - current sink pin. If unused, it may be left floating. |
| E1 | 18 | LED6 | A | LED driver - current sink pin. If unused, it may be left floating. |
| E2 | 17 | LED5 | A | LED driver - current sink pin. If unused, it may be left floating. |
| E3 | 16 | LED4 | A | LED driver - current sink pin. If unused, it may be left floating. |
| E4 | 12 | LED1 | A | LED driver - current sink pin. If unused, it may be left floating. |
| - | 8 | NC | - | No Connect pin. |

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Digital Input Pin, I/O: Digital Input/Output Pin

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)}$

|  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 24 | V |
| Voltage on Logic Pins (SCL, SDA, PWM) | -0.3 | 6 |  |
| Voltage on Analog Pins (VLDO, EN / VDDIO) | -0.3 | 6 |  |
| Voltage on Analog Pins (FSET, ISET) | -0.3 | VLDO + 0.3 |  |
| V (LED1...LED6, SW, VBOOST) | -0.3 | 50 |  |
| Junction Temperature ( $\mathrm{T}_{\text {J-MAX }}{ }^{(3)}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature, $\mathrm{T}_{\text {stg }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability, see the Electrical Characteristics tables.
(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be de-rated. Maximum ambient temperature ( $T_{A-M A X}$ ) is dependent on the maximum operating junction temperature ( $T_{J-M A X}$-OP $=$ $125^{\circ} \mathrm{C}$ ), the maximum power dissipation of the device in the application ( $\mathrm{P}_{\mathrm{D}-\mathrm{MAX}}$ ), and the junction-to ambient thermal resistance of the part/package in the application $\left(R_{\theta J A}\right)$, as given by the following equation: $T_{A-M A X}=T_{J-M A X-O P}-\left(R_{\theta J A} \times P_{D-M A X}\right)$.

### 7.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, DSBGA Package ${ }^{(1)}$ | $\pm 2000$ |  |
| $\mathrm{V}_{\text {(ESD) }}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, WQFN Package ${ }^{(1)}$ | $\pm 1000$ | V |
|  |  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

|  | MIN | MAX |
| :--- | ---: | :---: |
| UNDIT |  |  |
| EN $/$ VDDIO | 2.7 | 20 |
| V (LED1...LED6, SW, VBOOST) | 1.62 | V |
| Junction temperature, $T_{J}$ | 0 | 3.6 |
| Ambient temperature, $T_{A}$ | -30 | 48 |

(1) All voltages are with respect to the potential at the GND pins.

### 7.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | LP8556 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | YFQ (DSBGA) | RTW (WQFN) |  |
|  |  | 20 PINS | 24 PINS |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 66.2 | 35.0 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {日JC }}$ (top) | Junction-to-case (top) thermal resistance | 0.5 | 32.2 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board thermal resistance | 15.1 | 13.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi$ JT | Junction-to-top characterization parameter | 1.9 | 0.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi_{\text {JB }}$ | Junction-to-board characterization parameter | 15.0 | 13.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JC} \text { (bot) }}$ | Junction-to-case (bottom) thermal resistance | n/a | 3.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

### 7.5 Electrical Characteristics

Unless otherwise specified: VDD $=12 \mathrm{~V}$, $\mathrm{EN} / \mathrm{VDDIO}=1.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{(1)(2)}$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDIO }} \quad$ Supply voltage for digital I/Os |  | 1.62 |  | 3.6 | V |
| $V_{D D} \quad$ Input voltage for the internal LDO |  | 2.7 |  | 20 | V |
| Standby supply current | $\begin{aligned} & \text { EN } / \text { VDDIO }=0 \mathrm{~V}, \text { LDO disabled, } \\ & -30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ |  |  | 1.6 | $\mu \mathrm{A}$ |
| IDD Norm | LDO enabled, boost disabled |  | 0.9 | 1.5 | mA |
| Normal mode supply current | LDO enabled, boost enabled, no load |  | 2.2 | 3.65 | mA |
| Internal oscillator frequency |  | -4\% |  | 4\% |  |
| OSC accuracy | $-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | -7\% |  | 7\% |  |
| LDO output voltage | $\mathrm{V}_{\mathrm{DD}} \geq 3.1 \mathrm{~V}$ | 2.95 | 3.05 | 3.15 | V |
|  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<3.1 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{DD}}-0.05$ |  |  |  |
| TTSD $\quad$ Thermal shutdown threshold | See ${ }^{(3)}$ |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {TSD_hyst }}$ Thermal shutdown hysteresis |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

(1) All voltages are with respect to the potential at the GND pins.
(2) Minimum (MIN) and Maximum (MAX) limits are verified by design, test, or statistical analysis. Typical numbers are for information only.
(3) Verified by design and not tested in production.

### 7.6 Electrical Characteristics - Boost Converter

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DS_ON }}$ | Switch ON resistance | $\mathrm{I}_{\mathrm{sw}}=0.5 \mathrm{~A}$ |  | 0.19 |  |  | $\Omega$ |
| VBOOSt_MIN | Boost minimum output voltage | $\begin{aligned} & \text { VBOOST_RANGE }=0 \\ & \text { VBOOST_RANGE }=1 \end{aligned}$ |  | $\begin{array}{r} 7 \\ 16 \end{array}$ |  |  | V |
| VBOOSt_MAX | Boost maximum output voltage | VBOOST_MAX $=100$, VBOOST_RANGE $=0$ <br> VBOOST_MAX $=101$, VBOOST_RANGE $=0$ <br> VBOOST-MAX $=110$, VBOOST-RANGE $=0$ <br> VBOOST_MAX $=111$, VBOOST_RANGE $=0$ |  | 19 24.0 28.0 32 | $\begin{aligned} & 21 \\ & 25 \\ & 30 \\ & 34 \\ & \hline \end{aligned}$ | 22 27 32 37 | V |
|  |  | VBOOST_MAX $=010$, VBOOST_RANGE $=1$ <br> VBOOST-MAX $=011$, VBOOST_RANGE $=1$ <br> VBOOST_MAX $=100$, VBOOST_RANGE $=1$ <br> VBOOST_MAX $=101$, VBOOST_RANGE $=1$ <br> VBOOST_MAX $=110$, VBOOST_RANGE $=1$ <br> VBOOST_MAX $=111$, VBOOST_RANGE $=1$ |  | 17.9 2.8 27.8 32.7 37.2 41.8 | $\begin{array}{r} 21 \\ 25 \\ 30 \\ 34.5 \\ 39 \\ 43 \end{array}$ | $\begin{aligned} & 23.1 \\ & 27.2 \\ & 31.5 \\ & 36.6 \\ & 40.8 \\ & 44.2 \\ & \hline \end{aligned}$ | V |
| ILOAD_max | Maximum continuous output load current | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=18 \mathrm{~V}$ |  |  | 220 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=24 \mathrm{~V}$ |  |  | 160 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=30 \mathrm{~V}$ |  |  | 120 |  |  |
| $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ | Conversion ratio ${ }^{(2)}$ | $\mathrm{f}_{\text {Sw }}=625 \mathrm{kHz}$ |  |  |  | 15 |  |
|  |  | $\mathrm{f}_{\text {SW }}=1250 \mathrm{kHz}$ |  |  |  | 12 |  |
| ${ }_{\text {f }}$ w | Switching frequency | BOOST_FREQ $=00$ <br> BOOST-FREQ $=01$ <br> BOOST_FREQ = 10 |  |  | $\begin{array}{r} 312 \\ 625 \\ 1250 \end{array}$ |  | kHz |
| Vovp | Overvoltage protection voltage | VBOOST_RANGE = 1 |  |  | $\mathrm{V}_{\text {BOOSt }}+1.6$ |  | V |
| $\mathrm{V}_{\text {UVLO }}$ | $\mathrm{V}_{\text {IN }}$ undervoltage lockout threshold | UVLO_EN = 1 |  |  |  |  |  |
|  |  | UVLO_TH $=0$, falling UVLO_TH = 1 , falling |  |  | $\begin{aligned} & 2.5 \\ & 5.2 \end{aligned}$ |  | V |
| V UVLo_hyst | $\mathrm{V}_{\text {UVLo }}$ hysteresis | $\mathrm{V}_{\text {UVLo }}$ [rising] <br> $\mathrm{V}_{\text {UVLo [falling] }}$ | UVLO_TH = 0 |  | 50 |  | mV |
|  |  |  | UVLO_TH = 1 |  | 100 |  | mV |
| $\mathrm{t}_{\text {PULSE }}$ | Switch minimum pulse width | No load |  |  | 50 |  | ns |
| tstartup | Start-up time | $\mathrm{See}^{(3)}$ |  |  | 8 |  | ms |
| Isw_LIM | SW pin current limit ${ }^{(4)}$ | IBOOST_LIM_2X = 0 | $\begin{aligned} & \text { IBOOST_LIM }=00 \\ & \text { IBOOST_LIM }=01 \\ & \text { IBOOST_LIM }=10 \\ & \text { IBOOST_LIM }=11 \\ & \hline \end{aligned}$ | 0.66 0.88 1.12 1.35 | $\begin{aligned} & 0.9 \\ & 1.2 \\ & 1.5 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1.16 \\ & 1.40 \\ & 1.73 \\ & 2.07 \\ & \hline \end{aligned}$ | A |
|  |  | IBOOST_LIM_2X = 1 | IBOOST LIM $=00$ <br> IBOOST ${ }^{\text {LIM }}=01$ <br> IBOOST LIM $=10$ |  | $\begin{aligned} & 1.6 \\ & 2.1 \\ & 2.6 \end{aligned}$ |  | A |
| $\begin{array}{\|l\|l} \Delta \mathrm{V}_{\mathrm{SW}} / \\ \mathrm{t}_{\text {off_on }} \end{array}$ | SW pin slew rate during OFF to ON transition | $\begin{aligned} & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=0 \\ & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=1 \\ & \text { EN_DRV3 }=1 \text { AND EN_DRV2 }=1 \end{aligned}$ |  |  | $\begin{aligned} & 3.7 \\ & 5.3 \\ & 7.5 \end{aligned}$ |  | V/ns |
| $\begin{aligned} & \Delta \mathrm{V}_{\mathrm{SW}} / \\ & \mathrm{t}_{\text {on_off }} \end{aligned}$ | SW pin slew rate during ON to OFF transition | $\begin{aligned} & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=0 \\ & \text { EN_DRV3 }=0 \text { AND EN_DRV2 }=1 \\ & \text { EN_DRV3 }=1 \text { AND EN_DRV2 }=1 \end{aligned}$ |  |  | $\begin{aligned} & 1.9 \\ & 4.4 \\ & 4.8 \end{aligned}$ |  | V/ns |
| $\Delta \mathrm{ton}^{\text {/ }}$ S ${ }_{\text {sw }}$ | Peak-to-peak switch ON time deviation to SW period ratio (spread spectrum feature) | SSCLK_EN = 1 |  |  | 1\% |  |  |

(1) Minimum (MIN) and Maximum (MAX) limits are verified by design, test, or statistical analysis. Typical numbers are for information only.
(2) Verified by design and not tested in production.
(3) Start-up time is measured from the moment boost is activated until the $\mathrm{V}_{\text {BOOST }}$ crosses $90 \%$ of its target value.
(4) 1.8 A is the maximum $I_{S W \_L I M}$ supported with the DSBGA package. For applications requiring the $I_{\text {SW_LIM }}$ to be greater than 1.8 A and up to 2.6 A , WQFN package should be considered.

LP8556
www.ti.com.cn

### 7.7 Electrical Characteristics — LED Driver

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)}$

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILED_LEAKAGE | Leakage current | Outputs LED1...LED6, $\mathrm{V}_{\text {OUT }}=48 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| LLED_max | Maximum sink current LED1...LED6 |  |  | 50 |  | mA |
| $\mathrm{I}_{\text {Led }}$ | LED current accuracy ${ }^{(2)}$ | Output current set to 23 mA | -3\% | 1\% | 3\% |  |
|  |  | Output current set to 23 mA , $-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | -4\% | 1\% | 4\% |  |
| $\mathrm{I}_{\text {MATCH }}$ | Matching | Output current set to 23 mA | 0.5\% |  |  |  |
| PWM ${ }_{\text {DUTY }}$ | LED PWM output pulse duty cycle ${ }^{(3)}$ | $100 \mathrm{~Hz}<\mathrm{f}_{\text {PWM }} \leq 200 \mathrm{~Hz}$ | 0.02\% |  | 100\% |  |
|  |  | $200 \mathrm{~Hz}<\mathrm{f}_{\text {PWM }} \leq 500 \mathrm{~Hz}$ | 0.02\% |  | 100\% |  |
|  |  | $500 \mathrm{~Hz}<\mathrm{f}_{\text {PWM }} \leq 1 \mathrm{kHz}$ | 0.02\% |  | 100\% |  |
|  |  | $1 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 2 \mathrm{kHz}$ | 0.04\% |  | 100\% |  |
|  |  | $2 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 5 \mathrm{kHz}$ | 0.1\% |  | 100\% |  |
|  |  | $5 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 10 \mathrm{kHz}$ | 0.2\% |  | 100\% |  |
|  |  | $10 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 20 \mathrm{kHz}$ | 0.4\% |  | 100\% |  |
|  |  | $20 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 30 \mathrm{kHz}$ | 0.6\% |  | 100\% |  |
|  |  | $30 \mathrm{kHz}<\mathrm{f}_{\text {PWM }} \leq 39 \mathrm{kHz}$ | 0.8\% |  | 100\% |  |
| $\mathrm{f}_{\text {LED }}$ | PWM output frequency | PWM_FREQ = 1111 | 38.5 |  |  | kHz |
| $\mathrm{V}_{\text {SAT }}$ | Saturation voltage ${ }^{(4)}$ | Output current set to 23 mA | 200 |  |  | mV |

(1) Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis. Typical numbers are not verified, but do represent the most likely norm.
(2) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUT1 to OUT6), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN/AVG). The largest number of the two (worst case) is considered the matching figure. The typical specification provided is the most likely norm of the matching figure for all parts. Note that some manufacturers have different definitions in use.
(3) Verified by design and not tested in production.
(4) Saturation voltage is defined as the voltage when the LED current has dropped $10 \%$ from the value measured at 1 V .

### 7.8 Electrical Characteristics - PWM Interface ${ }^{(1)}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}$ | PWM frequency range ${ }^{(2)}$ |  | 75 |  | 25000 | Hz |
| $\mathrm{t}_{\text {MIN_ON }}$ | Minimum pulse ON time |  |  | 1 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {MIN_OFF }}$ | Minimum pulse OFF time |  |  | 1 |  |  |
| $\mathrm{t}_{\text {Startup }}$ | Turnon delay from standby to backlight on | PWM input active, VDDIO pin transitions from 0 V to 1.8 V |  | 10 |  | ms |
| $\mathrm{t}_{\text {STBY }}$ | Turnoff delay | PWM input low time for turnoff |  | 50 |  | ms |
| PWM ${ }_{\text {RES }}$ | PWM input resolution | $f_{\text {IN }}<9 \mathrm{kHz}$ |  | 10 |  | bits |

(1) Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis. Typical numbers are for information only.
(2) Verified by design and not tested in production.
www.ti.com.cn

### 7.9 Electrical Characteristics - Logic Interface ${ }^{(1)}$

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (PWM, SDA, SCL) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input low level | $-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ |  |  | $\begin{array}{r} 0.3 \times \\ \text { VDDIO } \end{array}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high level | $-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | $\begin{array}{r} 0.7 \times \\ \text { VDDIO } \end{array}$ |  |  | V |
| 1 | Input current | $\begin{aligned} & \left(\mathrm{V}_{\mathrm{DDIO}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}\right),\left(\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}\right), \\ & -30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| LOGIC OUTPUTS (SDA) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low level | $\mathrm{l}_{\text {Out }}=3 \mathrm{~mA}$ (pull-up current) |  | 0.3 |  | V |
|  |  | $\begin{aligned} & \text { lout }=3 \mathrm{~mA} \text { (pull-up current), } \\ & -30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C} \end{aligned}$ |  | 0.3 | 0.4 |  |
| IL | Output leakage current | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V},-30^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | -1 |  | 1 | $\mu \mathrm{A}$ |

(1) Minimum (MIN) and Maximum (MAX) limits are specified by design, test, or statistical analysis. Typical numbers are for information only.
$7.10 \quad I^{2} \mathrm{C}$ Serial Bus Timing Parameters (SDA, SCL) ${ }^{(1)}$

|  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $f_{\text {SCL }}$ | Clock frequency |  | 400 | kHz |
| 1 | Hold time (repeated) START condition | 0.6 |  | $\mu \mathrm{s}$ |
| 2 | Clock low time | 1.3 |  | $\mu \mathrm{s}$ |
| 3 | Clock high time | 600 |  | ns |
| 4 | Setup time for a repeated START condition | 600 |  | ns |
| 5 | Data hold time | 50 |  | ns |
| 6 | Data set-up time | 100 |  | ns |
| 7 | Rise time of SDA and SCL | $20+0.1 C_{b}$ | 300 | ns |
| 8 | Fall time of SDA and SCL | $15+0.1 C_{b}$ | 300 | ns |
| 9 | Setup time for STOP condition | 600 |  | ns |
| 10 | Bus-free time between a STOP and a START condition | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive load parameter for each bus line load of 1 pF corresponds to 1 ns . | 10 | 200 | ns |

(1) Verified by design and not tested in production.


Figure 1. $I^{2} \mathrm{C}$-Compatible Timing

### 7.11 Typical Characteristics

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{C}_{\mathrm{VLDO}}=10 \mu \mathrm{~F}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=4.7 \mu \mathrm{~F}, f_{\mathrm{SW}}=1.25 \mathrm{MHz}$.


## 8 Detailed Description

### 8.1 Overview

LP8556 is a white LED driver featuring an asynchronous boost converter and six high-precision current sinks that can be controlled by a PWM signal or an $I^{2} \mathrm{C}$ master.
The boost converter uses adaptive output voltage control for setting the optimal LED driver voltages as high as 43 V . This feature minimizes the power consumption by adjusting the voltage to the lowest sufficient level under all conditions. The converter can operate at three switching frequencies: 312,625 , and 1250 kHz pre-configured via EPROM or can be set through an external resistor. Programmable slew rate control and spread spectrum scheme minimize switching noise and improve EMI performance.
LED current sinks can be set with the PWM dimming resolution of up to 15 bits. Proprietary adaptive dimming mode allows higher system power saving. In addition, phase shifted LED PWM dimming allows reduced audible noise and smaller boost output capacitors.
The LP8556 device has a full set of safety features that ensure robust operation of the device and external components. The set consists of input undervoltage lockout, thermal shutdown, overcurrent protection, up to six levels of overvoltage protection, LED open, and short detection.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 Boost Converter

### 8.3.1.1 Boost Converter Operation

The LP8556 boost DC-DC converter generates a $7-\mathrm{V}$ to approximately $43-\mathrm{V}$ of boost output voltage from a $2.7-\mathrm{V}$ to $36-\mathrm{V}$ boost input voltage. The boost output voltage minimum, maximum value and range can be set digitally by pre-configuring EPROM memory (VBOOST_RANGE, VBOOST, and VBOOST_MAX fields).
The converter is a magnetic switching PWM mode DC-DC boost converter with a current limit. It uses CPM (current programmed mode) control, where the inductor current is measured and controlled with the feedback. During start-up, the soft-start function reduces the peak inductor current. The LP8556 has an internal 20-MHz oscillator which is used for clocking the boost. Figure 4 shows the boost block diagram.


Figure 4. LP8556 Boost Converter Block Diagram

### 8.3.1.2 Setting Boost Switching Frequency

The LP8556 boost converter switching frequency can be set either by an external resistor (BOOST_FSET_EN = 1 selection), $\mathrm{R}_{\text {FSET }}$, or by pre-configuring EPROM memory with the choice of boost frequency (BŌOST_FREQ field). Table 1 summarizes setting of the switching frequency. Note that the R $_{\text {FSET }}$ is shared for setting the PWM dimming frequency in addition to setting the boost switching frequency. Setting the boost switching frequency and PWM dimming frequency using an external resistor is separately shown in Table 5.

Table 1. Configuring Boost Switching Frequency via EPROM

| $\mathbf{R}_{\text {FSET }}$ [ $\Omega$ ] | BOOST_FSET_EN | BOOST_FREQ[1:0] | $f_{\text {SW }}[\mathrm{kHz}]$ |
| :---: | :---: | :---: | :---: |
| don't care | 0 | 00 | 312 |
| don't care | 0 | 01 | 625 |
| don't care | 0 | 10 | 1250 |
| don't care | 0 | 11 | undefined |
| See ${ }^{(1)}$ | 1 | don't care | See ${ }^{(1)}$ |

(1) See Table 5.

### 8.3.1.3 Output Voltage Control

The LP8556 device supports two modes of controlling the boost output voltage: Adaptive Boost Voltage Control (see Adaptive Control) and Manual Boost Output Control (see Manual Contro).

### 8.3.1.3.1 Adaptive Control

LP8556 supports a mode of output voltage control called Adaptive Boost Control mode. In this mode, the voltage at the LED pins is periodically monitored by the control loop and adaptively adjusted to the optimum value based on the comparator thresholds set using LED DRIVER_HEADROOM, LED_COMP_HYST, BOOST_STEP_UP, BOOST_STEP_DOWN fields in the EPROM. Settings under LED DRIVER_HEADROOM along with LED_COMP_HYST fields determine optimum boost voltage for a given condition. Boost voltage is raised if the voltage measured at any of the LED strings falls below the threshold setting determined with LED DRIVER_HEADROOM field. Likewise, boost voltage is lowered if the voltage measured at any of the LED strings is above the combined setting determined under LED DRIVER_HEADROOM and LED_COMP_HYST fields. LED_COMP_HYST field serves to fine tune the headroom voltage for a given peak LED current. The boost voltage up/down step size can be controlled with the BOOST_STEP_UP and BOOST_STEP_DN fields.

The initial boost voltage is configured with the VBOOST field. This field also sets the minimum boost voltage. The VBOOST_MAX field sets the maximum boost voltage. When an LED pin is open, the monitored voltage never has enough headroom, and the adaptive mode control loop keeps raising the boost voltage. The VBOOST_MAX field allows the boost voltage to be limited to stay under the voltage rating of the external components.

## NOTE

Only LED strings that are enabled are monitored and PS_MODE field determines which LED strings are enabled.

The adaptive mode is selected using ADAPTIVE bit set to 1 (CFGA EPROM Register) and is the recommended mode of boost control.


Figure 5. Boost Adaptive Control Principle

### 8.3.1.3.2 Manual Control

User can control the boost output voltage with the VBOOST EPROM field when adaptive mode is not used. Equation 1 shows the relationship between the boost output voltage and the VBOOST field.

$$
\begin{equation*}
\mathrm{V}_{\text {Boost }}=\mathrm{V}_{\text {Boost_Min }}+0.42 \times \text { VBOOST[dec] } \tag{1}
\end{equation*}
$$

The expression is only valid when the calculated values are between the minimum boost output voltage and the maximum boost output voltage. The minimum boost output voltage is set with the VBOOST_RANGE field. The maximum boost output voltage is set with the VBOOST_MAX EPROM field.

### 8.3.1.4 EMI Reduction

The LP8556 device features two EMI reduction schemes.
The first scheme, Programmable Slew Rate Control, uses a combination of three drivers for boost switch. Enabling all three drivers allows boost switch on/off transition times to be the shortest. On the other hand, enabling just one driver allows boost switch on/off transition times to be the longest. The longer the transition times, the lower the switching noise on the SW pin. Note that the shortest transition times bring the best efficiency as the switching losses are the lowest.
EN_DRV2 and EN_DRV3 bits in the EPROM determine the boost switch driver configuration. Refer to the SW pin slew rate parameter listed under Electrical Characteristics - Boost Converter for the slew rate options.
The second EMI reduction scheme is the spread spectrum. This scheme deliberately spreads the frequency content of the boost switching waveform, which inherently has a narrow bandwidth, makes the bandwidth of the switching waveform wider, and ultimately reduces its EMI spectral density.


Figure 6. Principles of EMI Reduction Scheme

### 8.3.2 Brightness Control

LP8556 enables various methods of brightness control. The brightness can be controlled using an external PWM signal or the Brightness register accessible by users via an $I^{2} \mathrm{C}$ interface or both. How these two input sources are selected and combined is set by the BRT_MODE EPROM bits and described in BRT_MODE $=00$ through $B R T \_M O D E=11$, Figure 7, and Table 2. The LP8556 can also be preconfigured via EPROM memory to allow direct and unaltered brightness control by an external PWM signal. This mode of operation is obtained by setting PWM_DIRECT EPROM bit to 1 (CFG5[7] = 1).

### 8.3.2.1 BRT_MODE $^{2}=00$

With BRT_MODE $=00$, the LED output is controlled by the PWM input duty cycle. The PWM detector block measures the duty cycle at the PWM pin and uses this 16 -bit value to generate an internal to the device PWM data. Before the output is generated, the PWM data goes through the PWM curve-shaper block. Then, the data goes into the adaptive dimming function which determines the range of the PWM and Current control as described in Output Dimming Schemes. The outcome of the adaptive dimming function is 12 -bit current and/or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the dither block.

### 8.3.2.2 BRT_MODE $=01$

With BRT_MODE = 01, the PWM output is controlled by the PWM input duty cycle and the Brightness register. The PWM detector block measures the duty cycle at the PWM pin and uses this 16-bit value to generate the PWM data. Before the output is generated, the PWM data is first multiplied with BRT[7:0] register, then it goes through the PWM Curve Shaper block. Then, the data goes into the Adaptive Dimming function which determines the range of the PWM and Current control as described in Output Dimming Schemes. The outcome of the Adaptive Dimming function is 12-bit current and/or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the Dither block.

### 8.3.2.3 BRT_MODE $=10$

With BRT_MODE = 10, the PWM output is controlled only by the Brightness register. From BRT[7:0] register, the data goes through the PWM Curve Shaper block. Then, the data goes into the Adaptive Dimming function which determines the range of the PWM and Current control as described in Output Dimming Schemes. The outcome of the Adaptive Dimming function is 12 -bit Current and / or up to 6 PWM output signals. The current is then passed through the non-linear compensation block while the output PWM signals are channeled through the Dither block.

### 8.3.2.4 BRT_MODE $=11$

With BRT_MODE $=11$, the PWM control signal path is similar to the path when BRT_MODE $=01$ except that the PWM input signal is multiplied with BRT[7:0] data after the Curve-Shaper block.

Table 2. Brightness Control Methods Truth Table

| PWM_DIRECT | BRT_MODE [1:0] | BRIGHTNESS CONTROL SOURCE | OUTPUT ILED FORM |
| :---: | :---: | :--- | :--- |
| 0 | 00 | External PWM signal | Adaptive. See Output <br> Dimming Schemes |
| 0 | 01 | External PWM signal and Brightness Register <br> (multiplied before Curve Shaper) |  |
| 0 | 10 | Brightness Register |  |
| 0 | 11 | External PWM signal | Same as the external <br> PWM input |
| 1 | don't care |  |  |

www.ti.com.cn


Figure 7. Brightness Control Signal Path Block Diagrams

### 8.3.2.5 Output Dimming Schemes

The LP8556 device supports three types of output dimming control methods: PWM Control, Pure Current Control and Adaptive Dimming (Hybrid PWM and Current) Control.

### 8.3.2.5.1 PWM Control

PWM control is the traditional way of controlling the brightness using PWM of the outputs with the same LED current across the entire brightness range. Brightness control is achieved by varying the duty cycle proportional to the input PWM. PWM frequency is set either using an external set fesistor ( $\mathrm{R}_{\text {FSET }}$ ) or using the PWM FREQ EPROM field. The maximum LED current is set by using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ), CURRENT, and CURRENT_MAX EPROM bits. PWM frequency can also be set by simply using the CURRENT and CURRENT_MAX EPROM bits.

## NOTE

The output PWM signal is de-coupled and generated independent of the input PWM signal eliminating display flicker issues and allowing better noise immunity.


Figure 8. PWM Only Output Dimming Scheme

### 8.3.2.5.2 Pure Current Control

In Pure Current Control mode, brightness control is achieved by changing the LED current proportionately from maximum value to a minimum value across the entire brightness range. Like in PWM Control mode, the maximum LED current is set by using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ), CURRENT, and CURRENT_MAX EPROM bits. The maximum LED current can also be set by just using the CURRENT and CURRENT_MAX EPROM bits. Current resolution in this mode is 12 bits.


Figure 9. Pure Current or Analog Output Dimming Scheme

### 8.3.2.5.3 Adaptive Control

Adaptive dimming control combines PWM Control and Pure Current Control dimming methods. With the adaptive dimming, it is possible to achieve better optical efficiency from the LEDs compared to pure PWM control while still achieving smooth and accurate control at low brightness levels. Current resolution in this mode is 12 bits. Switch point from Current to PWM control can be set with the PWM_TO_I_THRESHOLD EPROM field from 0\% to $100 \%$ of the brightness range to get good compromise between good matching of the LEDs brightness/white point at low brightness and good optical efficiency.
PWM frequency is set either using an external set Resistor ( $\mathrm{R}_{\text {FSET }}$ ) or using the PWM_FREQ EPROM bits. The maximum LED current is set either by using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ), CURRENT, and CURRENT_MAX EPROM bits. Or the maximum LED current may be set using the CURRENT and CURRENT_MAX EPROM bits.


Figure 10. Adaptive Output Dimming Scheme

### 8.3.2.6 Setting Full-Scale LED Current

The maximum or full-scale LED current is set either using an external set Resistor ( $\mathrm{R}_{\text {ISET }}$ ), CURRENT, and CURRENT_MAX EPROM bits or just by using the CURRENT and CURRENT_MAX EPROM bits. Table 3 summarizes setting of the full-scale LED current.

Table 3. Setting Full-Scale LED Current

| $\mathbf{R}_{\text {ISET }}$ [ $\Omega$ ] | ISET_EN | CURRENT_MAX | CURRENT[11:0] | FULL-SCALE ILED [mA] |
| :---: | :---: | :---: | :---: | :---: |
| don't care | 0 | 000 | FFFh | 5 |
| don't care | 0 | 001 | FFFh | 10 |
| don't care | 0 | 010 | FFFh | 15 |
| don't care | 0 | 011 | FFFh | 20 |
| don't care | 0 | 100 | FFFh | 23 |
| don't care | 0 | 101 | FFFh | 25 |
| don't care | 0 | 110 | FFFh | 30 |
| don't care | 0 | 111 | FFFh | 50 |
| don't care | 0 | 000-111 | 001h - FFFh | See ${ }^{(1)}$ |
| 24k | 1 | 000 | FFFh | 5 |
| 24k | 1 | 001 | FFFh | 10 |
| 24k | 1 | 010 | FFFh | 15 |
| 24k | 1 | 011 | FFFh | 20 |
| 24k | 1 | 100 | FFFh | 23 |
| 24k | 1 | 101 | FFFh | 25 |
| 24k | 1 | 110 | FFFh | 30 |
| 24k | 1 | 111 | FFFh | 50 |
| 12k-100k | 1 | 000-111 | 001h - FFFh | See ${ }^{(1)}$ |

[^0]
### 8.3.2.7 Setting PWM Dimming Frequency

LP8556 PWM dimming frequency can be set by an external resistor, $\mathrm{R}_{\text {FSET }}$, or by pre-configuring EPROM Memory (CFG5 register, PWM_FREQ[3:0] bits). Table 4 summarizes setting of the PWM dimming frequency. Note that

NOTE
The $\mathrm{R}_{\text {FSET }}$ is shared for setting the boost switching frequency, too. Setting the boost switching frequency and PWM dimming frequency using an external resistor is shown in Table 5.

Table 4. Configuring PWM Dimming Frequency via EPROM

| $\mathrm{R}_{\text {FSET }}$ [k$\Omega$ ] | PWM_FSET_EN | PWM_FREQ[3:0] | $\mathrm{f}_{\text {PWm }}[\mathrm{Hz}]$ (Resolution) |
| :---: | :---: | :---: | :---: |
| don't care | 0 | 0000 | 4808 (11-bit) |
|  |  | 0001 | 6010 (10-bit) |
|  |  | 0010 | 7212 (10-bit) |
|  |  | 0011 | 8414 (10-bit) |
|  |  | 0100 | 9616 (10-bit) |
|  |  | 0101 | 12020 (9-bit) |
|  |  | 0110 | 13222 (9-bit) |
|  |  | 0111 | 14424 (9-bit) |
|  |  | 1000 | 15626 (9-bit) |
|  |  | 1001 | 16828 (9-bit) |
|  |  | 1010 | 18030 (9-bit) |
|  |  | 1011 | 19232 ((9-bit) |
|  |  | 1100 | 24040 (8-bit) |
|  |  | 1101 | 28848 (8-bit) |
|  |  | 1110 | 33656 (8-bit) |
|  |  | 1111 | 38464 (8-bit) |
| See ${ }^{(1)}$ | 1 | don't care | See ${ }^{(1)}$ |

(1) See Table 5.

Table 5. Setting Switching and PWM Dimming Frequency With an External Resistor

| R $_{\text {FSET }}[\Omega]$ (Tolerance) | $\boldsymbol{f}_{\text {SW }}[\mathbf{k H z ]}$ | $\boldsymbol{f}_{\text {PWM }}$ [Hz] (Resolution) |
| :---: | :---: | :---: |
| Floating or FSET pin pulled HIGH | 1250 | 9616 (10-bit) |
| $470 \mathrm{k}-1 \mathrm{M}( \pm 5 \%)$ | 312 | 2402 (12-bit) |
| $300 \mathrm{k}, 330 \mathrm{k}( \pm 5 \%)$ | 312 | 4808 (11-bit) |
| $200 \mathrm{k}( \pm 5 \%)$ | 312 | 6010 (10-bit) |
| $147 \mathrm{k}, 150 \mathrm{k}, 154 \mathrm{k}, 158 \mathrm{k}( \pm 1 \%)$ | 312 | 9616 (10-bit) |
| $121 \mathrm{k}( \pm 1 \%)$ | 312 | 12020 (9-bit) |
| $100 \mathrm{k}( \pm 1 \%)$ | 312 | 14424 (9-bit) |
| $86.6 \mathrm{k}( \pm 1 \%)$ | 312 | 16828 (9-bit) |
| $75.0 \mathrm{k}( \pm 1 \%)$ | 312 | 19232 (9-bit) |
| $63.4 \mathrm{k}( \pm 1 \%)$ | 625 | 2402 (12-bit) |
| $52.3 \mathrm{k}, 53.6 \mathrm{k}( \pm 1 \%)$ | 625 | 4808 (11-bit) |
| $44.2 \mathrm{k}, 45.3 \mathrm{k}( \pm 1 \%)$ | 625 | 6010 (10-bit) |
| $39.2 \mathrm{k}( \pm 1 \%)$ | 625 | 9616 (10-bit) |
| $34.0 \mathrm{k}( \pm 1 \%)$ | 625 | 12020 (9-bit) |
| $30.1 \mathrm{k}( \pm 1 \%)$ | 625 | 14424 (9-bit) |
| $26.1 \mathrm{k}( \pm 1 \%)$ | 625 | 16828 (9-bit) |
| $23.2 \mathrm{k}( \pm 1 \%)$ | 625 | 19232 (9-bit) |
| $20.5 \mathrm{k}( \pm 1 \%)$ | 1250 | 2402 (12-bit) |
| $18.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 4808 (11-bit) |
| $16.5 \mathrm{k}( \pm 1 \%)$ | 1250 | 6010 (10-bit) |
| $14.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 9616 (10-bit) |
| $13.0 \mathrm{k}( \pm 1 \%)$ | 1250 | 12020 (9-bit) |
| $11.8 \mathrm{k}( \pm 1 \%)$ | 1250 | 14424 (9-bit) |
| $10.7 \mathrm{k}( \pm 1 \%)$ | 1250 | 16828 (9-bit) |
| $9.76 \mathrm{k}( \pm 1 \%)$ | 1250 | 19232 (9-bit) |
| FSET pin shorted to GND | 1250 | Same as PWM input |

### 8.3.2.8 Phase Shift PWM Scheme

Phase shift PWM scheme allows delaying the time when each LED driver is active. When the LED drivers are not activated simultaneously, the peak load current from the boost output is greatly decreased. This reduces the ripple seen on the boost output and allows smaller output capacitors. Reduced ripple also reduces the output ceramic capacitor audible ringing. PSPWM scheme also increases the load frequency seen on the boost output six times and therefore transfers the possible audible noise to the frequencies outside of the audible range.
Description of the PSPWM mode is seen inTable 6. PSPWM mode is set with <PS_MODE[2:0]> bits.
Table 6. LED String Configuration
PSS_MODE[2:0]

Table 6. LED String Configuration (continued)
PS_MODE[2:0]

Table 6. LED String Configuration (continued)
PS_MODE[2:0]

Table 6. LED String Configuration (continued)
PS_MODE[2:0]

### 8.3.2.9 Slope and Advanced Slope

Transition time between two brightness values can be programmed with EPROM bits <PWM_SLOPE[2:0]> from 0 to 500 ms . Same slope time is used for sloping up and down. With advanced slope the brightness changes can be made more pleasing to a human eye.


Figure 11. Sloper Operation

### 8.3.2.10 Dithering

Special dithering scheme can be used during brightness changes and in steady state condition. It allows increased resolution and smaller average steps size during brightness changes. Dithering can be programmed with EPROM bits <DITHER[1:0]> from 0 to 3 bits. <STEADY_DITHER> EPROM bit sets whether the dithering is used also in steady state or only during slopes. Example below is for 1 -bit dithering. For 3-bit dithering, every 8th pulse is made 1 LSB longer to increase the average value by $1 / 8$ th.


Figure 12. Example of the Dithering, 1-bit Dither, 10-bit Resolution

### 8.3.3 Fault Detection

LP8556 has fault detection for LED open and short conditions, UVLO, overcurrent, and thermal shutdown. The cause for the fault can be read from status register. Reading the fault register also resets the fault.

### 8.3.3.1 LED Fault Detection

With LED fault detection, the voltages across the LED drivers are constantly monitored. Shorted or open LED strings are detected.

### 8.3.3.1.1 Open Detect

The logic uses the LOW comparators and the requested boost voltage to detect the OPEN condition. If the logic is asking the boost for the maximum allowed voltage and a LOW comparator is asserted, then the OPEN bit is set in the STATUS register (ADDR $=02 \mathrm{~h}$ ). In normal operation, the adaptive headroom control loop raises the requested boost voltage when the LOW comparator is asserted. If it has raised it as high as it can and an LED string still needs more voltage, then it is assumed to be disconnected from the boost voltage (open or grounded). The actual boost voltage is not part of the OPEN condition decision; only the requested boost voltage and the LOW comparators.

### 8.3.3.1.2 Short Detect

The logic uses all three comparators (HIGH, MID and LOW) to detect the SHORT condition. When the MID and LOW comparators are de-asserted, the headroom control loop considers that string to be optimized - enough headroom, but not excessive. If at least one LED string is optimized and at least one other LED string has its HIGH comparator asserted, then the SHORT condition is detected. It is important to note that the SHORT condition requires at least two strings for detection: one in the optimized headroom zone (LOW/MID/HIGH comparators all de-asserted) and one in the excessive headroom zone (HIGH comparator asserted).
Fault is cleared by reading the fault register.

### 8.3.3.2 Undervoltage Detection

The LP8556 device has detection for too-low $\mathrm{V}_{\mathrm{IN}}$ voltage. Threshold level for the voltage is set with EPROM register bits as shown in Table 7.

Table 7. UVLO Truth Table

| UVLO_EN | UVLO_TH | THRESHOLD (V) |
| :---: | :---: | :---: |
| 0 | don't care | OFF |
| 1 | 0 | 2.5 |
| 1 | 1 | 5.2 |

When undervoltage is detected the LED outputs and the boost shuts down, and the corresponding fault bit is set in the fault register. The LEDs and the boost start again when the voltage has increased above the threshold level. Hysteresis is implemented to threshold level to avoid continuous triggering of fault when threshold is reached.
Fault is cleared by setting the EN / VDDIO pin low or by reading the fault register.

### 8.3.3.3 Overcurrent Protection

LP8556 has detection for too-high loading on the boost converter. When overcurrent fault is detected, the boost shuts down and the corresponding fault bit is set in the fault register. The boost starts again when the current has dropped below the OCP threshold.
Fault is cleared by reading the fault register.

### 8.3.3.4 Thermal Shutdown

If the LP8556 reaches thermal shutdown temperature $\left(150^{\circ} \mathrm{C}\right)$ the LED outputs and boost shut down to protect it from damage. The device re-activates when temperature drops below $130^{\circ} \mathrm{C}$.
Fault is cleared by reading the fault register.

### 8.4 Device Functional Modes

### 8.4.1 Shutdown Mode

The device is in shutdown mode when the EN/VDDIO input is low. Current consumption in this mode from VDD pin is $<1.6 \mu \mathrm{~A}$.

### 8.4.2 Active Mode

In active mode the backlight is enabled either with setting the ON register bit high (BRTMODE $=01,10,11$ ) or by activating PWM input (BRTMODE=00). The powers supplying the VDD and EN/VDDIO pins must be present. Brightness is controlled with $I^{2} \mathrm{C}$ writes to brightness registers or by changing PWM input duty cycle (operation without $I^{2} \mathrm{C}$ control). Configuration registers are not accessible in Active mode to prevent damage to the device by accidental writes. Current consumption from VDD pin this mode is typically 2.2 mA when boost is enabled and LEDs are not drawing any current.

### 8.5 Programming

### 8.5.1 $\quad I^{2} \mathrm{C}$-Compatible Serial Bus Interface

### 8.5.1.1 Interface Bus Overview

The $I^{2} \mathrm{C}$-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the ICs connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCL). These lines must be connected to a positive supply via a pull-up resistor and remain HIGH even when the bus is idle.
Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the SCL. The LP8556 can operate as an I ${ }^{2} \mathrm{C}$ slave.

### 8.5.1.2 Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock SCL. Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.


Figure 13. Bit Transfer
Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.

## Programming (continued)



Figure 14. Start and Stop
The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.


Figure 15. Start and Stop Conditions
In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

### 8.5.1.3 Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.

The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

### 8.5.1.4 Acknowledge After Every Byte Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.
There is one exception to the acknowledge after every byte rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This negative acknowledge still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

## Programming (continued)

### 8.5.1.5 Addressing Transfer Formats

Each device on the bus has a unique slave address. The LP8556 operates as a slave device with 7-bit address combined with data direction bit. Slave address is 2 Ch as 7 -bit or 58 h for write and 59 h for read in 8 -bit format.

Before any data is transmitted, the master transmits the slave I.D. The slave device should send an acknowledge signal on the SDA line, once it recognizes its address.
The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address - the 8th bit.

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.


Figure 16. $I^{2} \mathrm{C}$ Chip Address ( $0 \times 2 \mathrm{C}$ )

### 8.5.1.6 Control Register Write Cycle

- Master device generates start condition.
- Master device sends slave address ( 7 bits) and the data direction bit ( $\mathrm{r} / \mathrm{w}=0$ ).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master sends further data bytes the control register address is incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.


### 8.5.1.7 Control Register Read Cycle

- Master device generates a start condition.
- Master device sends slave address ( 7 bits ) and the data direction bit $(r / w=0)$.
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master device generates repeated start condition.
- Master sends the slave address ( 7 bits) and the data direction bit ( $\mathrm{r} / \mathrm{w}=1$ ).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address is incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.


## Programming (continued)

Table 8. Data Read and Write Cycles

|  | ADDRESS MODE |
| :---: | :---: |
| Data Read | <Start Condition> <br> <Slave Address><r/w = 0>[Ack] <br> <Register Addr.>[Ack] <br> <Repeated Start Condition> <br> <Slave Address><r/w = 1>[Ack] <br> [Register Data]<Ack or NAck> ... additional reads from subsequent register address possible <Stop Condition> |
| Data Write | <Start Condition> <br> <Slave Address><r/w='0'>[Ack] <br> <Register Addr.>[Ack] <br> $<$ Register Data>[Ack] <br> ... additional writes to subsequent register address possible <br> <Stop Condition> |

<>Data from master [ ] Data from slave

### 8.5.1.8 Register Read and Write Detail



Figure 17. Register Write Format


Figure 18. Register Read Format

### 8.6 Register Maps

Table 9. Register Map

| ADDR | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00H | Brightness Control | BRT[7:0] |  |  |  |  |  |  |  | 00000000 |
| 01H | Device Control | FAST |  |  |  |  | BRT_MODE |  | BL_CTL | 00000000 |
| 02H | Status | OPEN | SHORT | VREF_OK | VBOOST_OK | OVP | OCP | TSD | UVLO | 00000000 |
| 04H | Direct Control |  |  | LED |  |  |  |  |  | 00000000 |
| 16H | LED Enable |  |  | LED_EN |  |  |  |  |  | 00111111 |

Table 10. EPROM Memory Map

| ADDR | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 98H | CFG98 | IBOOST_LIM_2X | RESERVED |  |  | RESERVED |  |  |  |
| 9EH | CFG9E | RESERVED |  | VBOOST_RANGE | RESERVED | HEADROOM_OFFSET |  |  |  |
| AOH | CFGO | CURRENT LSB |  |  |  |  |  |  |  |
| A1H | CFG1 | PDET_STDBY | CURRENT_MAX |  |  | CURRENT MSB |  |  |  |
| A2H | CFG2 | RESERVED |  | UVLO_EN | UVLO_TH | BL_ON | ISET_EN | BOOST_FSET_EN | PWM_FSET_EN |
| A3H | CFG3 | RESERVED | SLOPE |  |  | FILTER |  | PWM_INPUT_HYSTERESIS |  |
| A4H | CFG4 | PWM_TO_I_THRESHOLD |  |  |  | RESERVED | $\underset{\mathrm{R}}{\text { STEADY_DITHE }}$ | DITHER |  |
| A5H | CFG5 | PWM_DIRECT | PS_MODE |  |  | PWM_FREQ |  |  |  |
| A6H | CFG6 | BOOST_FREQ |  | VBOOST |  |  |  |  |  |
| A7H | CFG7 | RESERVED |  | EN_DRV3 | EN_DRV2 | RESERVED |  | IBOOST_LIM |  |
| A8H | CFG8 | RESERVED |  | RESERVED |  | RESERVED |  | RESERVED |  |
| A9H | CFG9 | VBOOST_MAX |  |  | JUMP_EN | JUMP_THRESHOLD |  | JUMP_VOLTAGE |  |
| AAH | CFGA | SSCLK_EN | $\underset{\mathrm{D}}{\mathrm{RESERVE}}$ | RESERVED |  | ADAPTIVE | DRIVER_HEADROOM |  |  |
| ABH | CFGB | RESERVED |  |  |  |  |  |  |  |
| ACH | CFGC | RESERVED |  |  |  | RESERVED |  |  |  |
| ADH | CFGD | RESERVED |  |  |  |  |  |  |  |
| AEH | CFGE | STEP_UP |  | STEP_DN |  | LED_FAULT_TH |  | LED_COMP_HYST |  |
| AFH | CFGF | REVISION |  |  |  |  |  |  |  |

### 8.6.1 Register Bit Explanations

### 8.6.1.1 Brightness Control

## Address 00h

Reset value 0000 0000b

| BRIGHTNESS CONTROL REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BRT[7:0] |  |  |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| BRT | $7: 0$ | R/W | Backlight PWM 8-bit linear control. |  |  |  |  |

### 8.6.1.2 Device Control

Address 01h
Reset value 0000 0000b


### 8.6.1.3 Status

Address 02h
Reset value 0000 0000b

| FAULT REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OPEN | SHORT | VREF_OK | VBOOST_OK | OVP | OCP | TSD | UVLO |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| OPEN | 7 | R | LED open fault detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = LED open fault detected. The value is not latched. |  |  |  |  |
| SHORT | 6 | R | LED short fault detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = LED short fault detected. The value is not latched. |  |  |  |  |
| VREF_OK | 5 | R | Internal VREF node monitor status |  |  |  |  |
|  |  |  | 1 = VREF voltage is OK. |  |  |  |  |
| VBOOST_OK | 4 | R | Boost output voltage monitor status |  |  |  |  |
|  |  |  | $0=$ Boost output voltage has not reached its target (VBOOST < Vtarget - 2.5 V ) |  |  |  |  |
|  |  |  | 1 = Boost output voltage is OK. The value is not latched. |  |  |  |  |
| OVP | 3 | R | Overvoltage protection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Overvoltage condition occurred. Fault is cleared by reading the register 02h. |  |  |  |  |
| OCP | 2 | R | Over current protection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Overcurrent condition occurred. Fault bit is cleared by reading this register. |  |  |  |  |
| TSD | 1 | R | Thermal shutdown |  |  |  |  |
|  |  |  | $0=$ No fault |  |  |  |  |
|  |  |  | $1=$ Thermal fault generated, $150^{\circ} \mathrm{C}$ reached. Boost converter and LED outputs are disabled until the temperature has dropped down to $130^{\circ} \mathrm{C}$. Fault is cleared by reading this register. |  |  |  |  |
| UVLO | 0 | R | Undervoltage detection |  |  |  |  |
|  |  |  | 0 = No fault |  |  |  |  |
|  |  |  | 1 = Undervoltage detected on the $\mathrm{V}_{\mathrm{DD}}$ pin. Boost converter and LED outputs are disabled until $V_{D D}$ voltage is above the UVLO threshold voltage. Threshold voltage is set with EPROM bits. Fault is cleared by reading this register. |  |  |  |  |

### 8.6.1.4 Direct Control

## Address 04h

Reset value 0000 0000b

## DIRECT CONTROL REGISTER

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OUT[5:0] |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| OUT | 5:0 |  | Direct control of the LED outputs |  |  |  |  |
|  |  |  | $0=$ Normal operation. LED output are controlled with the adaptive dimming block |  |  |  |  |
|  |  |  | 1 = LED output is forced to $100 \%$ PWM. |  |  |  |  |

### 8.6.1.5 LED String Enable

## Address 16h

Reset value 0011 1111b

| TEMP LSB REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | LED_EN[5:0] |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| LED_EN | 5:0 | R/W | Bits 5:0 correspond to LED Strings 6:1 respectively. <br> Bit value 1 = LED String Enabled <br> Bit value $0=$ LED String Disabled <br> Note: To disable string(s), it is recommended to disable higher order string(s). For example, for 5 -string configuration, disable 6 th String. For 4 -string configuration, disable 6th and 5th string. These bits are ANDed with the internal LED enable bits that are generated with the PS_MODE logic. |  |  |  |  |

### 8.6.2 EPROM Bit Explanations

### 8.6.2.1 LP8556TM (DSBGA) Configurations and Pre-Configured EPROM Settings

| ADDRESS | LP8556-E02 | LP8556-E03 | LP8556-E04 | LP8556-E05 ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: |
| 98h[7] | 0b | Ob | 0b | Ob |
| 9Eh | 22h | 24h | 24h | 22h |
| A0h | FFh | FFh | FFh |  |
| A1h | 5Fh | BFh | 3Fh |  |
| A2h | 20h | 28h | 2Fh |  |
| A3h | 5Eh | 5Eh | 5Eh |  |
| A4h | 72h | 72h | 72h |  |
| A5h | 04h | 14h | 04h |  |
| A6h | 80h | 80h | 80h |  |
| A7h | F7h | F7h | F7h |  |
| A9h | 80h | A0h | 60h |  |
| AAh | 0Fh | 0Fh | OFh |  |
| ABh | 00h | 00h | 00h |  |
| ACh | 00h | 00h | 00h |  |
| ADh | 00h | 00h | 00h |  |
| AEh | 0Fh | 0Fh | 0Fh |  |
| AFh | 05h | 03h | 03h |  |

(1) LP8556-E05 is a device option with un-configured EPROM settings. This option is for users that desire programming the device by themselves. Bits 98h[7] and 9Eh[5] are always pre-configured.

### 8.6.2.2 LP8556TM (DSBGA) Configurations and Pre-configured EPROM Settings Continued

| ADDRESS | LP8556-E06 | LP8556-E07 | LP8556-E09 | LP8556-E11 |
| :---: | :---: | :---: | :---: | :---: |
| 98h[7] | 0b | 0b | 0b | 0b |
| 9Eh | 22h | 04h | 22h | 02h |
| AOh | FFh | FFh | FFh | FFh |
| A1h | DBh | BFh | CFh | 4Fh |
| A2h | 2 Fh | 0Dh | 2Fh | 20h |
| A3h | 02h | 02h | 02h | 03h |
| A4h | 72h | 72h | 72h | 12h |
| A5h | 14h | 20h | 04h | 3Ch |
| A6h | 40h | 4Eh | 80h | 40h |
| A7h | F7h | F6h | F7h | F4h |
| A9h | DBh | COh | A0h | 80h |
| AAh | 0Fh | OFh | OFh | 0Fh |
| ABh | 00h | 00h | 00h | 00h |
| ACh | 00h | 00h | 00h | 00h |
| ADh | 00h | 00h | 00h | 00h |
| AEh | 0Fh | 0Fh | 0Eh | 0Fh |
| AFh | 05h | 03h | 05h | 01h |

### 8.6.2.3 LP8556SQ (WQFN) Configurations and Pre-configured EPROM Settings

| ADDRESS | LP8556-E00 | LP8556-E08 | LP8556-E09 |
| :---: | :---: | :---: | :---: |
| 98h[7] | 1 b | 1 b | 1 b |
| 9Eh | 22h | 22h | 22h |
| A0h | FFh | FFh | FFh |
| A1h | CFh | CFh | CFh |
| A2h | 2Fh | 2Fh | 2Fh |
| A3h | 5Eh | 5Eh | 02h |
| A4h | 72h | 72h | 72h |
| A5h | 14h | 24h | 04h |
| A6h | 80h | 80h | 80h |
| A7h | F6h | F6h | F6h |
| A9h | A0h | A0h | A0h |
| AAh | 0Fh | 0Fh | 0Fh |
| ABh | 00h | 00h | 00h |
| ACh | 00h | 00h | 00h |
| ADh | 00h | 00h | 00h |
| AEh | 0Fh | 0Fh | 0Fh |
| AFh | 01h | 01h | 01h |

### 8.6.2.4 CFG98

## Address 98h

| CFG98 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| IBOOST_LIM_2X |  |  |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| IBOOST_LIM_2X | 7 | R/W | Select the inductor current limit range. <br> When IBOOST_LIM_2X = 0, the inductor current limit can be set to 0.9 A, 1.2 A, 1.5 A or 1.8 <br> A. <br> When IBOOST_LIM_2X = 1, the inductor current limit can be set to 1.6 A, 2.1 A, or 2.6 A. <br> This option is supported only on WQFN package and not on DSBGA package. See ${ }^{(\text {(i). }}$. |  |  |  |  |

(1) 1.8 A is the maximum $\mathrm{I}_{\text {SW_LIM }}$ supported with the DSBGA package. For applications requiring the $\mathrm{I}_{\text {SW_LIM }}$ to be greater than 1.8 A and up to 2.6 A , WQFN package should be considered.

### 8.6.2.5 CFG9E

Address 9Eh

| CFG9E REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | VBOOST_RANGE | HEADROOM_OFFSET |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| VBOOST_RANGE | 5 | R/W | Select VBOOST range. <br> When VBOOST_RANGE $=0$, the output voltage range is from 7 V to 34 V When VBOOST_RANGE $=1$, the output voltage range is from 16 V to 43 V In applications with an output voltage higher than 16 V , VBOOST_RANGE $=1$ is preferred. |  |  |  |  |
| $\begin{aligned} & \text { HEADROOM_ } \\ & \text { OFFSET } \end{aligned}$ | 3:0 | R/W | LED driver headroom offset. This adjusts the LOW comparator threshold together with LED_HEADROOM bits and contributes to the MID comparator threshold.$\begin{aligned} & 0000=4 \overline{6} 0 \mathrm{mV} \\ & 0001=390 \mathrm{mV} \\ & 0010=320 \mathrm{mV} \\ & 0100=250 \mathrm{mV} \\ & 1000=180 \mathrm{mV} \end{aligned}$ |  |  |  |  |

### 8.6.2.6 CFGO

## Address A0h

| CFGO REGISTER |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 3 | 2 | 1 | 0 |
| CURRENT LSB[7:0] |  |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |
| CURRENT LSB | 7:0 | R/W | The 8-bits in this register (LSB) along the 4-bits defined in CFG1 Register (MSB) allow LED current to be set in 12-bit fine steps. These 12-bits further scale the maximum LED current set using CFG1 Register, CURRENT_MAX bits (denoted as IMAX ). If ISET_EN = 0 , the LED current is defined with the bits as shown below. If ISET_EN $=1$, then the external resistor connected to the ISET pin scales the LED current as shown below. |  |  |  |
|  |  |  |  | ISET_EN = 0 | ISET_EN = 1 |  |
|  |  |  | 000000000000 | OA | OA |  |
|  |  |  | 000000000001 | $\begin{gathered} (1 / 4095) \times \\ I_{\text {MAX }} \end{gathered}$ | $\begin{gathered} (1 / 4095) \times \mathrm{I}_{\text {MAX }} \times 20,000 \times 1.2 \mathrm{R} \\ / \mathrm{R}_{\text {ISET }} \\ \hline \end{gathered}$ |  |
|  |  |  | 000000000010 | $\begin{gathered} (2 / 4095) \times \\ I_{\text {MAX }} \end{gathered}$ | $\frac{(2 / 4095) \times \mathrm{I}_{\text {MAX }} \times 20,000 \times 1.2 \mathrm{~V}}{/ \mathrm{R}_{\text {ISET }}}$ |  |
|  |  |  | ... | ... | ... |  |
|  |  |  | 011111111111 | $\begin{gathered} (2047 / 4095) \\ \times I_{\text {MAX }} \\ \hline \end{gathered}$ | $\begin{gathered} (2047 / 4095) \times I_{\text {MAX }} \times 20,000 \times \\ 1.2 \mathrm{~V} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |
|  |  |  | ... | ... | ... |  |
|  |  |  | 111111111101 | $\begin{gathered} (4093 / 4095) \\ \times I_{\text {maX }} \\ \hline \end{gathered}$ | $\begin{gathered} (4093 / 4095) \times I_{\text {MAX }} \times 20,000 \times \\ 1.2 \mathrm{~V} / R_{\text {ISET }} \end{gathered}$ |  |
|  |  |  | 111111111110 | $\begin{gathered} (4094 / 4095) \\ \times I_{\text {MAX }} \\ \hline \end{gathered}$ | $\begin{gathered} (4094 / 4095) \times I_{\text {MAX }} \times 20,000 \times \\ 1.2 V / R_{\text {ISET }} \\ \hline \end{gathered}$ |  |
|  |  |  | 111111111111 | $\begin{gathered} (4095 / 4095) \\ \times I_{\text {MAX }} \\ \hline \end{gathered}$ | $\begin{gathered} (4095 / 4095) \times I_{\text {MAX }} \times 20,000 \times \\ 1.2 \mathrm{~V} / \mathrm{R}_{\text {ISET }} \end{gathered}$ |  |

### 8.6.2.7 CFG1

## Address A1h

| CFG1 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PDET_STDBY | CURRENT_MAX[2:0] |  |  | CURRENT MSB[11:8] |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| PDET_STDBY | 7 | R/W | Enable Standby when PWM input is constant low (approx. $50 \mathrm{~ms} \mathrm{timeout)}$. |  |  |  |  |
| CURRENT_MAX | 6:4 | R/W | Set Maximum LED current as shown below. This maximum current is scaled as described in the CFGO Register.$\begin{aligned} & 000=5 \mathrm{~mA} \\ & 001=10 \mathrm{~mA} \\ & 010=15 \mathrm{~mA} \\ & 011=20 \mathrm{~mA} \\ & 100=23 \mathrm{~mA} \\ & 101=25 \mathrm{~mA} \\ & 110=30 \mathrm{~mA} \\ & 111=50 \mathrm{~mA} \end{aligned}$ |  |  |  |  |
| CURRENT MSB | 3:0 | R/W | These bits form the 4 MSB bits for LED Current as described in CFG0 Register. |  |  |  |  |

### 8.6.2.8 CFG2

## Address A2h

| CFG2 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  | UVLO_EN | UVLO_TH | BL_ON | ISET_EN | $\begin{aligned} & \text { BOOST__ }^{\text {FOST_EN }} \\ & \text { _FSET } \end{aligned}$ | $\begin{aligned} & \text { PWM_} \\ & \text { FSET_EN } \end{aligned}$ |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| RESERVED | 7:6 | R/W |  |  |  |  |  |
| UVLO_EN | 5 | R/W | Undervoltage lockout protection enable. |  |  |  |  |
| UVLO_TH | 4 | R/W | UVLO threshold levels:$\begin{aligned} & 0=2.5 \mathrm{~V} \\ & 1=5.2 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| BL_ON | 3 | R/W | Enable backlight. This bit must be set for PWM only control. $0=$ Backlight disabled. This selection is recommended for systems with an $I^{2} C$ master. With an $I^{2} C$ master, the backlight can be controlled by writing to the register 01h. <br> $1=$ Backlight enabled. This selection is recommended for systems with PWM only control. |  |  |  |  |
| ISET_EN | 2 | R/W | Enable LED current set resistor. <br> $0=$ Resistor is disabled and current is set with CURRENT and CURRENT_MAX EPROM register bits. <br> $1=$ Resistor is enabled and current is set with the $\mathrm{R}_{\text {ISET }}$ resistor AND CURRENT AND CURRENT_MAX EPROM register bits. |  |  |  |  |
| BOOST_FSET_EN | 1 | R/W | Enable configuration of the switching frequency via FSET pin. $0=$ Configuration of the switching frequency via FSET pin is is disabled. The switching frequency is set with BOOST_FREQ EPROM register bits. $1=$ Configuration of the switching frequency via FSET pin is is enabled. |  |  |  |  |
| PWM_FSET_EN | 0 | R/W | Enable configuration of the PWM dimming frequency via FSET pin. $0=$ Configuration of the switching frequency via FSET pin is is disabled. The switching frequency is set with PWM_FREQ EPROM register bits. 1 = Configuration of the PWM dimming frequency via FSET pin is is enabled. |  |  |  |  |

### 8.6.2.9 CFG3

## Address A3h

| CFG3 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | SLOPE[2:0] |  |  | FILTER[1:0] |  | PWM_INPUT_HYSTERESIS[1:0] |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| RESERVED | 7 | R/W |  |  |  |  |  |
| SLOPE | 6:4 | R/W | Select brightness change transition duration $000=0 \mathrm{~ms}$ (immediate change)$001=1 \mathrm{~ms}$$010=2 \mathrm{~ms}$$011=50 \mathrm{~ms}$$100=100 \mathrm{~ms}$$101=200 \mathrm{~ms}$$110=300 \mathrm{~ms}$$111=500 \mathrm{~ms}$ |  |  |  |  |
| FILTER | 3:2 | R/W | Select brightness change transition filtering strength $00=$ No filtering $01=$ light smoothing $10=$ medium smoothing <br> 11 = heavy smoothing |  |  |  |  |
| PWM INPUT _HYSTERESIS | 1:0 | R/W | PWM input hysteresis function. <br> $00=$ OFF <br> $01=1$-bit hysteresis with 13 -bit resolution $10=1$-bit hysteresis with 12 -bit resolution <br> $11=1$-bit hysteresis with 8 -bit resolution |  |  |  |  |

### 8.6.2.10 CFG4

## Address A4h

| CFG4 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PWM_TO_I_THRESHOLD[3:0] |  |  |  | RESERVED | STEADY DITHER | DITHER[1:0] |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| PWM_TO_I_THRESHOLD | 7:4 | R/W | Select switch point between PWM and pure current dimming $0000=$ current dimming across entire range <br> $0001=$ switch point at $10 \%$ of the maximum LED current. <br> $0010=$ switch point at $12.5 \%$ of the maximum LED current. <br> $0011=$ switch point at $15 \%$ of the maximum LED current. <br> $0100=$ switch point at $17.5 \%$ of the maximum LED current. <br> $0101=$ switch point at $\mathbf{2 0 \%}$ of the maximum LED current. <br> $0110=$ switch point at $\mathbf{2 2 . 5 \%}$ of the maximum LED current. <br> 0111 = switch point at $25 \%$ of the maximum LED current. This is a recommended selection. <br> $1000=$ switch point at $\mathbf{3 3 . 3 3 \%}$ of the maximum LED current. <br> $1001=$ switch point at $41.67 \%$ of the maximum LED current. <br> $1010=$ switch point at $\mathbf{5 0 \%}$ of the maximum LED current. <br> 1011 to 1111 = PWM dimming across entire range |  |  |  |  |
| RESERVED | 3 | R/W |  |  |  |  |  |
| STEADY_DITHER | 2 | R/W | Dither function method select: 0 = Dither only on transitions 1 = Dither at all times |  |  |  |  |
| DITHER | 1:0 | R/W | Dither function control $00=$ Dithering disabled <br> $01=1$-bit dithering <br> $10=2$-bit dithering <br> $11=3$-bit dithering |  |  |  |  |

### 8.6.2.11 CFG5

## Address A5h

| CFG5 REGISTER |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 3 | 2 | 1 | 0 |
| PWM_DIRECT | PS_MODE[2:0] |  |  | PWM_FREQ[3:0] |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |
| PWM_DIRECT | 7 | R/W | Intended for certain test mode purposes. When enabled, the entire pipeline is bypassed and PWM output is connected with PWM input. |  |  |  |
| PS_MODE | 6:4 | R/W | Select PWM output phase configuration: <br> $000=6$-phase, 6 drivers ( $0^{\circ}, 60^{\circ}, 120^{\circ}, 180^{\circ}, 240^{\circ}, 320^{\circ}$ ) <br> $001=5$-phase, 5 drivers ( $0^{\circ}, 72^{\circ}, 144^{\circ}, 216^{\circ}, 288^{\circ}$, OFF) <br> $010=4$-phase, 4 drivers ( $0^{\circ}, 90^{\circ}, 180^{\circ}, 270^{\circ}$, OFF, OFF) <br> $011=3$-phase, 3 drivers ( $0^{\circ}, 120^{\circ}, 240^{\circ}$, OFF, OFF, OFF) <br> $100=2$-phase, 2 drivers ( $0^{\circ}, 180^{\circ}$, OFF, OFF, OFF, OFF) <br> $101=3$-phase, 6 drivers ( $\left.0^{\circ}, 0^{\circ}, 120^{\circ}, 120^{\circ}, 240^{\circ}, 240^{\circ}\right)$ <br> $110=2$-phase, 6 drivers $\left(0^{\circ}, 0^{\circ}, 0^{\circ}, 180^{\circ}, 180^{\circ}, 180^{\circ}\right)$ <br> $111=1$-phase, 6 drivers $\left(0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}, 0^{\circ}\right)$ |  |  |  |
| PWM_FREQ | 3:0 | R/W | $\begin{aligned} & 0 \mathrm{~h}=4,808 \mathrm{~Hz}(11 \text {-bit }) \\ & 1 \mathrm{~h}=6,010 \mathrm{~Hz}(10 \text {-bit }) \\ & 2 \mathrm{~h}=7,212 \mathrm{~Hz}(10 \text {-bit }) \\ & 3 \mathrm{~h}=8,414 \mathrm{~Hz} \text { (10-bit) } \\ & 4 \mathrm{~h}=9,616 \mathrm{~Hz}(10 \text {-bit) } \\ & 5 \mathrm{~h}=12,020 \mathrm{~Hz} \text { (9-bit) } \\ & 6 \mathrm{~h}=13,222 \mathrm{~Hz} \text { (9-bit) } \\ & 7 \mathrm{~h}=14,424 \mathrm{~Hz} \text { (9-bit) } \\ & 8 \mathrm{~h}=15,626 \mathrm{~Hz} \text { (9-bit) } \\ & 9 \mathrm{~h}=16,828 \mathrm{~Hz} \text { (9-bit) } \\ & \mathrm{Ah}=18,030 \mathrm{~Hz} \text { (9-bit) } \\ & \mathrm{Bh}=19,232 \mathrm{~Hz} \text { (9-bit) } \\ & \mathrm{Ch}=24,040 \mathrm{~Hz} \text { (8-bit) } \\ & \mathrm{Dh}=28,848 \mathrm{~Hz}(8 \text {-bit) } \\ & \mathrm{Eh}=33,656 \mathrm{~Hz} \text { (8-bit) } \\ & \mathrm{Fh}=38,464 \mathrm{~Hz}(8 \text {-bit) } \end{aligned}$ |  |  |  |

### 8.6.2.12 CFG6

## Address A6h

| CFG6 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| BOOST_FREQ[1:0] |  | VBOOST[5:0] |  |  |  |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| BOOST_FREQ | 7:6 | R/W | Set boost switching frequency when BOOST_FSET_EN $=0$.$\begin{aligned} & 00=312 \mathrm{kHz} \\ & 01=625 \mathrm{kHz} \\ & 10=1250 \mathrm{kHz} \\ & 11=\text { undefined } \end{aligned}$ |  |  |  |  |
| VBOOST | 5:0 | R/W | Boost output voltage. When ADAPTIVE $=1$, this is the boost minimum and initial voltage. |  |  |  |  |

### 8.6.2.13 CFG7

## Address A7h

| CFG7 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED |  | EN_DRV3 | EN_DRV2 | RESERVED |  | IBOOST_LIM[1:0] |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| RESERVED | 7:6 |  |  |  |  |  |  |
| EN_DRV3 | 5 | R/W | Selects boost driver strength to set boost slew rate. See EMI Reduction for more detail. <br> $0=$ Driver3 disabled <br> 1 = Driver3 enabled |  |  |  |  |
| EN_DRV2 | 4 | R/W | Selects boost driver strength to set boost slew rate. See EMI Reduction for more detail. <br> $0=$ Driver2 disabled <br> 1 = Driver2 enabled |  |  |  |  |
| RESERVED | 3:2 | R/W |  |  |  |  |  |
| IBOOST_LIM | 1:0 | R/W | Select boost inductor current limit$\begin{aligned} & \text { (IBOOST_LIM_2X }=0 / \text { IBOOST_LIM_2X }=1 \text { ) } \\ & 00=0.9 \text { A } / 1.6 \mathrm{~A} \\ & 01=1.2 \mathrm{~A} / 2.1 \mathrm{~A} \\ & 10=1.5 \mathrm{~A} / 2.6 \mathrm{~A} \\ & 11=1.8 \mathrm{~A} / \text { not permitted } \end{aligned}$ |  |  |  |  |

### 8.6.2.14 CFG9

## Address A9h

| CFG9 REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| VBOOST_MAX[2:0] |  |  | JUMP_EN | JUMP | D[1:0] |  | [1:0] |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| VBOOST_MAX | 7:5 | R/W | $\begin{aligned} & \text { Select the maximum boost voltage (typ values) } \\ & (\text { VBOOST RANGE }=0 / \text { VBOOST_RANGE }=1 \text { ) } \\ & 010=\mathrm{NA} / 21 \mathrm{~V} \\ & 011=\mathrm{NA} / 25 \mathrm{~V} \\ & 100=21 \mathrm{~V} / 30 \mathrm{~V} \\ & 101=25 \mathrm{~V} / 34.5 \mathrm{~V} \\ & 110=30 \mathrm{~V} / 39 \mathrm{~V} \\ & 111=34 \mathrm{~V} / 43 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| JUMP_EN | 4 | R/W | Enable JUMP detection on the PWM input. |  |  |  |  |
| JUMP_THRESHOLD | 3:2 | R/W | Select JUMP threshold:$\begin{aligned} & 00=10 \% \\ & 01=30 \% \\ & 10=50 \% \\ & 11=70 \% \end{aligned}$ |  |  |  |  |
| JUMP_VOLTAGE | 1:0 | R/W | Select JUMP voltage:$\begin{aligned} & 00=0.5 \mathrm{~V} \\ & 01=1 \mathrm{~V} \\ & 10=2 \mathrm{~V} \\ & 11=4 \mathrm{~V} \end{aligned}$ |  |  |  |  |

### 8.6.2.15 CFGA

## Address AAh

| CFGA REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SSCLK_EN | RESERVED | RESERVED |  | ADAPTIVE | DRIVER_HEADROOM[2:0] |  |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| SSCLK_EN | 7 | R/W | Enable spread spectrum function |  |  |  |  |
| RESERVED | 6 | R/W |  |  |  |  |  |
| RESERVED | 5:4 | R/W |  |  |  |  |  |
| ADAPTIVE | 3 | R/W | Enable adaptive boost control |  |  |  |  |
| DRIVER_HEADROOM | 2:0 | R/W | LED driver headroom control. This sets the LOW comparator threshold and contributes to the MID comparator threshold. <br> $000=$ HEADROOM_OFFSET +875 mV <br> $001=$ HEADROOM_OFFSET +750 mV <br> $010=$ HEADROOM-OFFSET +625 mV <br> 011 = HEADROOM_OFFSET + 500 mV <br> $100=$ HEADROOM_OFFSET +375 mV <br> 101 = HEADROOM_OFFSET + 250 mV <br> 110 = HEADROOM_OFFSET + 125 mV <br> 111 = HEADROOM_OFFSET mV |  |  |  |  |

### 8.6.2.16 CFGE

## Address AEh

| CFGE REGISTER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STEP_UP[1:0] |  | STEP_DN[1:0] |  | LED_FAULT_TH[2:0] |  | LED_COMP_HYST[1:0] |  |
| NAME | BIT | ACCESS | DESCRIPTION |  |  |  |  |
| STEP_UP | 7:6 | R/W | Adaptive headroom UP step size$\begin{aligned} & 00=105 \mathrm{mV} \\ & 01=210 \mathrm{mV} \\ & 10=420 \mathrm{mV} \\ & 11=840 \mathrm{mV} \end{aligned}$ |  |  |  |  |
| STEP_DN | 5:4 | R/W | Adaptive headroom DOWN step size$\begin{aligned} & 00=105 \mathrm{mV} \\ & 01=210 \mathrm{mV} \\ & 10=420 \mathrm{mV} \\ & 11=840 \mathrm{mV} \end{aligned}$ |  |  |  |  |
| LED_FAULT_TH | 3:2 | R/W | LED headroom fault threshold. This sets the HIGH comparator threshold.$\begin{aligned} & 00=5 \mathrm{~V} \\ & 01=4 \mathrm{~V} \\ & 10=3 \mathrm{~V} \\ & 11=2 \mathrm{~V} \end{aligned}$ |  |  |  |  |
| LED_COMP_HYST | 1:0 | R/W | LED headrom comparison hysteresis. This sets the MID comparator threshold. $00=$ DRIVER_HEADROOM +1000 mV <br> $01=$ DRIVER_HEADROOM +750 mV <br> $10=$ DRIVER_HEADROOM +500 mV <br> 11 = DRIVER_HEADROOM +250 mV |  |  |  |  |

### 8.6.2.17 CFGF

Address AFh

| CFGF REGISTER | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | BIT | ACCESS | DESCRIPTION |  |  |  |  |
|  |  |  |  |  |  |  |  |
| NAME | REVISION |  |  |  |  |  |  |
| REV | $7: 0$ | R/W | EPROM Settings Revision ID code |  |  |  |  |

## 9 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.1.1 Using LP8556 With I ${ }^{2}$ C Host

### 9.1.1.1 Setting Boost Switching and PWM Dimming Frequencies

Boost switching and PWM dimming frequencies can be set via EEPROM when BOOST_FSET_EN = 0 and PWM_FSET_EN = 0. Available options are shown in Table 11 and Table 12.

Table 11. Configuring Boost Switching Frequency via EPROM

| BOOST_FSET_EN | BOOST_FREQ[1:0] | $\boldsymbol{f}_{\text {Sw }}$ [kHz] |
| :---: | :---: | :---: |
| 0 | 00 | 312 |
| 0 | 01 | 625 |
| 0 | 10 | 1250 |
| 0 | 11 | Reserved |

Table 12. Configuring PWM Dimming Frequency via EPROM

| PWM_FSET_EN | PWM_FREQ[3:0] | $\boldsymbol{f}_{\text {PWM }}$ [Hz] (Resolution) |
| :---: | :---: | :---: |
| 0 | 0000 | 4808 (11-bit) |
| 0 | 0001 | 6010 (10-bit) |
| 0 | 0010 | 7212 (10-bit) |
| 0 | 0011 | 8414 (10-bit) |
| 0 | 0100 | 9616 (10-bit) |
| 0 | 0101 | 12020 (9-bit) |
| 0 | 0110 | 13222 (9-bit) |
| 0 | 0111 | 14424 (9-bit) |
| 0 | 1000 | 15626 (9-bit) |
| 0 | 1001 | 16828 (9-bit) |
| 0 | 1010 | 18030 (9-bit) |
| 0 | 1011 | 19232 (9-bit) |
| 0 | 1100 | 24040 (8-bit) |
| 0 | 1101 | 28848 (8-bit) |
| 0 | 1110 | 33656 (8-bit) |
| 0 | 1111 | 38464 (8-bit) |

### 9.1.1.2 Setting Full-Scale LED Current

The LED current per output is configured by programming the CURRENT_MAX and CURRENT registers when ISET_EN = 0 . Available options are shown below.

Table 13. Setting Full-Scale LED Current with EEPROM

| ISET_EN | CURRENT_MAX | CURRENT[11:0] | FULL-SCALE ILED [mA] |
| :---: | :---: | :---: | :---: |
| 0 | 0 | FFFh | 5 |
| 0 | 1 | FFFh | 10 |
| 0 | 10 | $F F F h$ | 15 |
| 0 | 11 | $F F F h$ | 20 |
| 0 | 100 | $F F F h$ | 23 |
| 0 | 101 | FFFh | 25 |
| 0 | 110 | $F F F h$ | 30 |
| 0 | $000-111$ | $F F F h$ | 50 |
| 0 |  |  | (CURRENT/4095) $\times$ CURRENT_IMAX |

### 9.1.2 Using LP8556 With Configuration Resistors and IO Pins

### 9.1.2.1 Setting Boost Switching and PWM Dimming Frequencies

Boost switching and PWM dimming frequencies can be set via resistor when BOOST_FSET_EN = 1 and PWM_FSET_EN = 1. Available options are shown in Table 14.

Table 14. Configuring PWM Dimming Frequency With an External Resistor

| RFSET [kS] <br> (TOLERANCE) | fSw [kHz] <br> BOOST_FSET_EN = 1 | fPwm [Hz] (RESOLUTION) <br> PWM_FSET_EN = 1 |
| :---: | :---: | :---: |
| Floating or FSET pin pulled HIGH | 1250 | 9616 (10-bit) |

### 9.1.2.2 Setting Full-Scale LED Current

The LED current per output is configured by ISET resistor when ISET_EN=1. In this mode the CURRENT_IMAX and CURRENT registers can also further scale the LED current. Available options are shown in Table 15.

Table 15. Setting Full-Scale LED Current with ISET Resistor

| RISET $[\Omega]$ | ISET_EN | CURRENT_MAX | CURRENT[11:0] | FULL-SCALE ILED [mA] |
| :---: | :---: | :---: | :---: | :---: |
| 24 k | 1 | 0 | FFFh | 5 |
| 24 k | 1 | 1 | FFFh | 10 |
| 24 k | 1 | 10 | FFFh | 15 |
| 24 k | 1 | 11 | FFFh | 20 |
| 24 k | 1 | 100 | FFFh | 23 |
| 24 k | 1 | 101 | FFFh | 25 |
| 24 k | 1 | 110 | FFFh | 30 |
| 24 k | 1 | $000-111$ | $001 \mathrm{~h}-F F F h$ | 50 |
| $12 \mathrm{k}-100 \mathrm{k}$ | 1 | (CURRENT/4095) $\times$ IMAX $\times 20,000 \times 1.2 \mathrm{~V} / \mathrm{RISET}$ |  |  |

### 9.2 Typical Application



Figure 19. LP8556 Typical Application Schematic

## Typical Application (continued)

### 9.2.1 Design Requirements

Table 16. Recommended Inductance

| $\boldsymbol{f}_{\mathbf{S W}}$ | MIN | TYP | MAX |
| :---: | ---: | ---: | ---: |

Table 17. Recommended Output Capacitance
\(\left.\begin{array}{|c|r|c|}\hline \boldsymbol{f}_{\mathbf{S W}} \& MIN \& TYP <br>

\hline 1250 \& 4.7 \& MAX\end{array}\right]\)| UNIT |
| :---: |
| 625 |

### 9.2.2 Detailed Design Procedure

### 9.2.2.1 Recommended Inductance for the Boost Power Stage

Assumes 20 mA as the maximum LED current per string and 3.3 V as the maximum LED forward voltage.

| NUMBER OF LED STRINGS | NUMBER OF LEDS PER STRING | BOOST INPUT Voltage range | L1 INDUCTANCE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\boldsymbol{f}_{\text {Sw }}=1250 \mathrm{kHz}$ | $\boldsymbol{f}_{\text {SW }}=\mathbf{6 2 5} \mathbf{~ k H z}$ | $\mathrm{f}_{\text {sw }}=312 \mathrm{kHz}$ |
| 6 | 6 | 2.7 V-4.4 V | $3.3 \mu \mathrm{H}-6.8 \mu \mathrm{H}$ | $6.8 \mu \mathrm{H}-15 \mu \mathrm{H}$ | $10 \mu \mathrm{H}-33 \mu \mathrm{H}$ |
|  |  | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 6 | 8 | $2.7 \mathrm{~V}-4.4 \mathrm{~V}$ | $4.7 \mu \mathrm{H}-10 \mu \mathrm{H}$ | $10 \mu \mathrm{H}-15 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-33 \mu \mathrm{H}$ |
|  |  | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-68 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 4 | 10 | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $6.8 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $47 \mu \mathrm{H}-100 \mu \mathrm{H}$ |
| 4 | 12 | $5.4 \mathrm{~V}-8.8 \mathrm{~V}$ | $10 \mu \mathrm{H}-22 \mu \mathrm{H}$ | $22 \mu \mathrm{H}-47 \mu \mathrm{H}$ | $33 \mu \mathrm{H}-100 \mu \mathrm{H}$ |

### 9.2.2.2 Recommended Capacitances for the Boost and LDO Power Stages ${ }^{(1)}$

| SWITCHING FREQUENCY $[\mathbf{k H z}]$ | $\mathbf{C}_{\text {IN }}[\boldsymbol{\mu F}]$ | $\mathbf{C}_{\text {OUT }}[\mu \mathbf{F}]$ | $\mathbf{C}_{\mathbf{V L D O}}[\mu \mathbf{F}]$ |
| :---: | :---: | :---: | :---: |
| 1250 | 2.2 | 4.7 | 10 |
| 625 | 2.2 | 4.7 | 10 |
| 312 | 4.7 | 10 | 10 |

(1) Capacitance of Multi-Layer Ceramic Capacitors (MLCC) can change significantly with the applied DC voltage. Use capacitors with good capacitance versus DC bias characteristics. In general, MLCC in bigger packages have lower capacitance de-rating than physically smaller capacitors.

### 9.2.3 Application Curves

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{C}_{\mathrm{VLDO}}=10 \mu \mathrm{~F}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=4.7 \mu \mathrm{~F}, f_{\mathrm{SW}}=1.25 \mathrm{MHz}$


Figure 20. Boost and LED Drive Efficiency


Figure 22. Boost and LED Drive Efficiency


Figure 24. Optical Efficiency


Figure 21. Boost and LED Drive Efficiency


BRIGHTNESS [\%]
Figure 23. Boost and LED Drive Efficiency


Figure 25. Luminance as a Function of Brightness

Unless otherwise specified: $\mathrm{V}_{\mathrm{IN}}=3.8 \mathrm{~V}, \mathrm{C}_{\mathrm{VLDO}}=10 \mu \mathrm{~F}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{C}_{\mathrm{IN}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=4.7 \mu \mathrm{~F}, f_{\mathrm{SW}}=1.25 \mathrm{MHz}$


Figure 26. Input Power as a Function of Brightness


Figure 27. Power Savings With Adaptive Dimming when Compared to PWM Dimming

## 10 Power Supply Recommendations

The device is designed to operate from a VDD input voltage supply range from 2.7 V to 20 V . This input supply must be well regulated and able to withstand maximum input current and maintain stable voltage without voltage drop even at load transition condition (start-up or rapid brightness change). The resistance of the input supply rail must be low enough that the input current transient does not cause drop high enough in the LP8556 supply voltage that can cause false UVLO fault triggering.
If the input supply is located more than a few inches from the LP8556 device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. Depending on device EEPROM configuration and usage case the boost converter is configured to operate optimally with certain input voltage range.

## 11 Layout

### 11.1 Layout Guidelines

Figure 28 and Figure 29 follow proper layout guidelines and should be used as a guide for laying out the LP8556 circuit.
The LP8556 inductive boost converter has a high switched voltage at the SW pin, and a step current through the Schottky diode and output capacitor each switching cycle. The high switching voltage can create interference into nearby nodes due to electric field coupling ( $I=C \times d V / d t$ ). The large step current through the diode and the output capacitor can cause a large voltage spike at the SW and VBOOST pins due to parasitic inductance in the step current conducting path ( $\mathrm{V}=\mathrm{L} \times \mathrm{di} / \mathrm{dt}$ ). Board layout guidelines are geared towards minimizing this electric field coupling and conducted noise.
The following list details the main (layout sensitive) areas of the device inductive boost converter in order of decreasing importance:

1. Boost Output Capacitor Placement

- Because the output capacitor is in the path of the inductor current discharge path, there is a high-current step from 0 to IPEAK each time the switch turns off and the Schottky diode turns on. Any inductance along this series path from the diodes cathode, through COUT, and back into the LP8556 GND pin contributes to voltage spikes (VSPIKE $=$ LP $\times \mathrm{dl} / \mathrm{dt}$ ) at SW and OUT. These spikes can potentially overvoltage the SW and VBOOST pins, or feed through to GND. To avoid this, COUT+ must be connected as close to the cathode of the Schottky diode as possible, and COUT- must be connected as close to the LP8556 GND bumps as possible. The best placement for COUT is on the same layer as the LP8556 to avoid any vias that can add excessive series inductance.

2. Schottky Diode Placement

- In the device boost circuit the Schottky diode is in the path of the inductor current discharge. As a result the Schottky diode has a high-current step from 0 to IPEAK each time the switch turns off and the diode turns on. Any inductance in series with the diode causes a voltage spike (VSPIKE $=\mathrm{LP} \times \mathrm{dl} / \mathrm{dt}$ ) at SW and OUT. This can potentially over-voltage the SW pin, or feed through to VOUT and through the output capacitor, into GND. Connecting the anode of the diode as close to the SW pin as possible, and connecting the cathode of the diode as close to COUT+ as possible reduces the inductance (LP_) and minimize these voltage spikes.

3. Boost Input/VDD Capacitor Placement

- The LP8556 input capacitor filters the inductor current ripple and the internal MOSFET driver currents. The inductor current ripple can add input voltage ripple due to any series resistance in the input power path. The MOSFET driver currents can add voltage spikes on the input due to the inductance in series with the VIN/VDD and the input capacitor. Close placement of the input capacitor to the VDD pin and to the GND pin is critical because any series inductance between VIN/VDD and CIN+ or CIN- and GND can create voltage spikes that could appear on the VIN/VDD supply line and GND.
- Close placement of the input capacitor at the input side of the inductor is also critical. The source impedance (inductance and resistance) from the input supply, along with the input capacitor of the LP8556, forms a series RLC circuit. If the output resistance from the source is low enough, the circuit is underdamped and will have a resonant frequency (typically the case).
- Depending on the size of LS, the resonant frequency could occur below, close to, or above the switching frequency of the LP8556. This can cause the supply current ripple to be:


## Layout Guidelines (continued)

- Approximately equal to the inductor current ripple when the resonant frequency occurs well above the LP8556 switching frequency.
- Greater than the inductor current ripple when the resonant frequency occurs near the switching frequency.
- Less than the inductor current ripple when the resonant frequency occurs well below the switching frequency.


### 11.2 Layout Examples



Figure 28. DSBGA Layout

Instruments
www.ti.com.cn

## Layout Examples (continued)



Figure 29. WQFN Layout

## 12 器件和文档支持

## 12.1 接收文档更新通知

要接收文档更新通知，请导航至 TI．com．cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 12.2 社区资源

The following links connect to TI community resources．Linked contents are provided＂AS IS＂by the respective contributors．They do not constitute TI specifications and do not necessarily reflect TI＇s views；see TI＇s Terms of Use．

TI E2ETM Online Community TI＇s Engineer－to－Engineer（E2E）Community．Created to foster collaboration among engineers．At e2e．ti．com，you can ask questions，share knowledge，explore ideas and help solve problems with fellow engineers．
Design Support TI＇s Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support．

## 12.3 商标

E2E is a trademark of Texas Instruments．
All other trademarks are the property of their respective owners．

## 12.4 静电放电警告

```
这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损
伤。
```


## 12．5 Glossary

SLYZ022－TI Glossary．
This glossary lists and explains terms，acronyms，and definitions．

## 13 机械，封装和可订购信息

以下页面包含机械，封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E0 | Samples |
| LP8556SQ-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E8 | Samples |
| LP8556SQ-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 1000 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E9 | Samples |
| LP8556SQE-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E0 | Samples |
| LP8556SQE-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E8 | Samples |
| LP8556SQE-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 250 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E9 | Samples |
| LP8556SQX-E00/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E0 | Samples |
| LP8556SQX-E08/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E8 | Samples |
| LP8556SQX-E09/NOPB | ACTIVE | WQFN | RTW | 24 | 4500 | RoHS \& Green | NIPDAU \| SN | Level-1-260C-UNLIM | -30 to 85 | L8556E9 | Samples |
| LP8556TME-E02/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E2 | Samples |
| LP8556TME-E03/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E3 | Samples |
| LP8556TME-E04/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E4 | Samples |
| LP8556TME-E05/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E5 | Samples |
| LP8556TME-E06/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E6 | Samples |
| LP8556TME-E09/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E9 | Samples |
| LP8556TME-E11/NOPB | ACTIVE | DSBGA | YFQ | 20 | 250 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 6E11 | Samples |
| LP8556TMX-E02/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E2 | Samples |
| LP8556TMX-E03/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E3 | Samples |
| LP8556TMX-E04/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E4 | Samples |
| LP8556TMX-E05/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E5 | Samples |


| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556TMX-E06/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E6 | Samples |
| LP8556TMX-E09/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 56E9 | Samples |
| LP8556TMX-E11/NOPB | ACTIVE | DSBGA | YFQ | 20 | 3000 | RoHS \& Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 6E11 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{KO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{P} 1 \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { W } \\ (\mathrm{mm}) \end{gathered}$ | Pin1 Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 178.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 180.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |


| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.25 | 4.25 | 1.15 | 8.0 | 12.0 | Q1 |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 330.0 | 12.4 | 4.3 | 4.3 | 1.3 | 8.0 | 12.0 | Q1 |
| LP8556TME-E02/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E03/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E04/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E05/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E06/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E09/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TME-E11/NOPB | DSBGA | YFQ | 20 | 250 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E02/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E03/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E04/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E05/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E06/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E09/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8556TMX-E11/NOPB | DSBGA | YFQ | 20 | 3000 | 178.0 | 8.4 | 1.83 | 2.49 | 0.76 | 4.0 | 8.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQ-E00/NOPB | WQFN | RTW | 24 | 1000 | 208.0 | 191.0 | 35.0 |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 208.0 | 191.0 | 35.0 |
| LP8556SQ-E08/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 210.0 | 185.0 | 35.0 |
| LP8556SQ-E09/NOPB | WQFN | RTW | 24 | 1000 | 208.0 | 191.0 | 35.0 |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQE-E00/NOPB | WQFN | RTW | 24 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQE-E08/NOPB | WQFN | RTW | 24 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556SQE-E09/NOPB | WQFN | RTW | 24 | 250 | 210.0 | 185.0 | 35.0 |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E00/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E08/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |
| LP8556SQX-E09/NOPB | WQFN | RTW | 24 | 4500 | 367.0 | 367.0 | 35.0 |


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LP8556TME-E02/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E03/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E04/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E05/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E06/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E09/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TME-E11/NOPB | DSBGA | YFQ | 20 | 250 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E02/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E03/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E04/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E05/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E06/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E09/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |
| LP8556TMX-E11/NOPB | DSBGA | YFQ | 20 | 3000 | 208.0 | 191.0 | 35.0 |



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

78\% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

NOTES: (continued)
5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。 TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。
TI 反对并拒绝您可能提出的任何其他或不同的条款。
邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2024, 德州仪器 (TI) 公司


[^0]:    (1) See CFGO.

