ZHCS563E - JUNE 2010 - REVISED APRIL 2013



# 具有 42V 最大输入电压、针对军事和坚固耐用应用的 LMZ14201EXT 1A SIMPLE SWITCHER® 电源模块

查询样品: LMZ14201EXT

## 特性

- -55°C 至 125°C 的结温范围
- 集成屏蔽式电感器
- 简单印刷电路板 (PCB) 布局布线
- 使用外部软启动和精密使能的灵活启动排序
- 防止涌入电流和诸如输入欠压闭锁 (UVLO) 和输出 短路等故障
- 用于简单装配和制造的单个外露垫和标准引脚分配
- 针对现场可编程门阵列 (FPGA) 和特定用途集成电路 (ASIC) 供电的快速瞬态响应
- 低输出电压纹波
- 引脚到引脚兼容系列
  - LMZ14203EXT/2EXT/1EXT (42V 最大值 3A, 2A, 1A)
  - LMZ14203/2/1(42V最大值3A,2A,1A)
  - LMZ12003/2/1(20V最大值3A,2A,1A)
- 针对 Webench® 电源设计工具完全启用

## 应用范围

- 从 12V 和 24V 输入电源轨的负载点转换
- 时间关键项目
- 空间受限/高热量要求应用
- 负输出电压应用(请见 AN-2027SNVA425)





Top View

**Bottom View** 

图 1. 易于使用的 7 引脚封装 PFM 7 引脚封装 10.16 x 13.77 x 4.57mm(0.4 x 0.542 x 0.18 英寸) θ<sub>JA</sub>= 20°C/W,θ<sub>JC</sub>= 1.9°C/W 与无铅 (RoHS) 认证标准兼容

## 说明

LMZ14201EXT SIMPLE SWITCHER 电源模块是一款 易于使用的降压直流至直流 (DC-DC) 解决方案,此解 决方案能够以出色的功率转换效率、线路和负载调节和输出精度驱动高达 1A 的负载。 LMZ14201EXT 采用 创新型封装,此封装可提高热性能并可实现手工或机器 焊接。

LMZ14201EXT 可接受 6V 到 42V 之间的输入电压轨,提供低至 0.8V 的可调且高精确度输出电压。 LMZ14201EXT 只需 3 个外部电阻器和 4 个外部电容器即可完成电源解决方案。 LMZ14201EXT 是一款具有以下保护特性的可靠且稳定耐用的设计: 热关断、输入欠压闭锁、输出过压保护、短路保护、输出电流限制并允许启动至一个预偏置输出。 一个单个电阻器将开关频率调节至 1MHz。

# 电气规范

- 6W 最大总输出功率
- 高达 1A 输出电流
- 输入电压范围 6V 至 42V
- 输出电压范围为 0.8V 至 6V
- 效率高达 90%

## 性能优势


- 低辐射/高辐射抗扰度
- 通过振动标准 MIL-STD-883 方法 2007.2 条件 A JESD22-B103B 条件 1
- 通过摔落标准 MIL-STD-883 方法 2002.3 条件 B JESD22-B110 条件 B


M


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **System Performance**









# **Connection Diagram**





Figure 2. Top View 7-pin PFM

## **PIN DESCRIPTIONS**


Pin	Name	Description	
1	VIN	Supply input — Nominal operating range is 6V to 42V . A small amount of internal capacitance is contained within the package assembly. Additional external input capacitance is required between this pin and exposed pad.	
2 RON On Time Resistor — An external resistor from V <sub>IN</sub> to this pin sets the on-time of the application. Typical values ran 25k to 124k ohms.		On Time Resistor — An external resistor from V <sub>IN</sub> to this pin sets the on-time of the application. Typical values range from 25k to 124k ohms.	
3	EN	Enable — Input to the precision enable comparator. Rising threshold is 1.18V nominal; 90 mV hysteresis nominal. Maximum recommended input level is 6.5V.	
4	GND	Ground — Reference point for all stated voltages. Must be externally connected to EP.	
5	SS	Soft-Start — An internal 8 µA current source charges an external capacitor to produce the soft-start function. This node is discharged at 200 µA during disable, over-current, thermal shutdown and internal UVLO conditions.	
6	FB	Feedback — Internally connected to the regulation, over-voltage, and short-circuit comparators. The regulation reference point is 0.8V at this input pin. Connected the feedback resistor divider between the output and ground to set the output voltage.	
7	VOUT	Output Voltage — Output from the internal inductor. Connect the output capacitor between this pin and exposed pad.	
EP	EP	Exposed Pad — Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be electrically connected to pin 4 external to the package.	

# **Simplified Application Schematic**





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





# Absolute Maximum Ratings(1)

VIN, RON to GND	-0.3V to 43.5V
EN, FB, SS to GND	-0.3V to 7V
Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
ESD Susceptibility (2)	± 2 kV
Peak Reflow Case Temperature (30 sec)	245°C
For soldering specifications, refer to the following document: www.ti.com/lit/sno	a549c

Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics. The human body model is a 100pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin. Test method is per JESD-22-114.

# Operating Ratings<sup>(1)</sup>

V <sub>IN</sub>	6V to 42V
EN	0V to 6.5V
Operation Junction Temperature	−55°C to 125°C

Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For ensured specifications and test conditions, see the Electrical Characteristics.



## **Electrical Characteristics**

Limits in standard type are for T<sub>J</sub> = 25°C only; limits in boldface type apply over the junction temperature (T<sub>J</sub>) range of -55°C to +125°C. Minimum and Maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 24V$ , Vout = 3.3V

Symbol	Parameter	Conditions	<b>Min</b> (1)	Typ (2)	Max (1)	Units
SYSTEM PARA	METERS			11		II.
Enable Control	(3)					
V <sub>EN</sub>	EN threshold trip point	V <sub>EN</sub> rising	1.10	1.18	1.26	V
V <sub>EN-HYS</sub>	EN threshold hysteresis	V <sub>EN</sub> falling		90		mV
Soft-Start						
I <sub>SS</sub>	SS source current	V <sub>SS</sub> = 0V	4.9	8	11	μΑ
I <sub>SS-DIS</sub>	SS discharge current			-200		μΑ
Current Limit				1		
I <sub>CL</sub>	Current limit threshold	d.c. average	1.4	1.95	3.0	Α
ON/OFF Timer				1		
t <sub>ON-MIN</sub>	ON timer minimum pulse width			150		ns
t <sub>OFF</sub>	OFF timer pulse width			260		ns
Regulation and	Over-Voltage Comparator			1		
V <sub>FB</sub>	In-regulation feedback voltage	V <sub>SS</sub> >+ 0.8V T <sub>J</sub> = -55°C to 125°C I <sub>O</sub> = 1A	.777	0.798	0.818	V
		V <sub>SS</sub> >+ 0.8V T <sub>J</sub> = 25°C I <sub>O</sub> = 10 mA	0.786	0.802	0.818	V
$V_{FB-OV}$	Feedback over-voltage protection threshold			0.92		V
I <sub>FB</sub>	Feedback input bias current			5		nA
IQ	Non Switching Input Current	V <sub>FB</sub> = 0.86V		1		mA
I <sub>SD</sub>	Shut Down Quiescent Current	V <sub>EN</sub> = 0V		25		μΑ
Thermal Chara	cteristics					
T <sub>SD</sub>	Thermal Shutdown	Rising		165		°C
T <sub>SD-HYST</sub>	Thermal shutdown hysteresis	Falling		15		°C
$\theta_{JA}$	Junction to Ambient <sup>(4)</sup>	4 layer JEDEC Printed Circuit Board, 100 vias, No air flow		19.3		°C/W
		2 layer JEDEC Printed Circuit Board, No air flow		21.5		°C/W
$\theta_{JC}$	Junction to Case	No air flow		1.9		°C/W
	E PARAMETERS <sup>(3)</sup>			•	•	*
ΔV <sub>O</sub>	Output Voltage Ripple			8		mV <sub>PP</sub>
$\Delta V_{O}/\Delta V_{IN}$	Line Regulation	V <sub>IN</sub> = 12V to 42V, I <sub>O</sub> = 1A		.01		%
$\Delta V_{O}/I_{OUT}$	Load Regulation	V <sub>IN</sub> = 24V		1.5		mV/A
η	Efficiency	$V_{IN} = 24V V_O = 3.3V I_O = 1A$		92		%

<sup>(1)</sup> Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

Typical numbers are at 25°C and represent the most likely parametric norm.

EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007. See AN-2024 and layout for information on device under test.

θ<sub>JA</sub> measured on a 1.705" x 3.0" four layer board, with one ounce copper, thirty five 12 mil thermal vias, no air flow, and 1W power dissipation. Refer to PCB layout diagrams



# **Typical Performance Characteristics**

Unless otherwise specified, the following conditions apply:  $V_{IN} = 24V$ ; Cin = 10uF X7R Ceramic;  $C_O = 100$ uF X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.









Figure 3.


















Unless otherwise specified, the following conditions apply:  $V_{IN} = 24V$ ; Cin = 10uF X7R Ceramic;  $C_O = 100uF$  X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.

















Unless otherwise specified, the following conditions apply:  $V_{IN} = 24V$ ; Cin = 10uF X7R Ceramic;  $C_O = 100uF$  X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.










Figure 17.














Unless otherwise specified, the following conditions apply:  $V_{IN} = 24V$ ; Cin = 10uF X7R Ceramic;  $C_O = 100uF$  X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.












Line and Load Regulation @ 25°C

Figure 25.







3.34



Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 24V; Cin = 10uF X7R Ceramic;  $C_O$  = 100uF X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.




Figure 27.





Figure 29.







Figure 28.



2.4
2.3
SHORT CIRCUIT
2.2

2.1
ONSET


1.8
0 10 20 30 40 50
INPUT VOLTAGE (V)


Figure 32.

10




Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 24V; Cin = 10uF X7R Ceramic;  $C_O$  = 100uF X7R Ceramic; Tambient = 25 C for efficiency curves and waveforms.







#### APPLICATION BLOCK DIAGRAM



#### **COT Control Circuit Overview**

Constant On Time control is based on a comparator and an on-time one shot, with the output voltage feedback compared with an internal 0.8V reference. If the feedback voltage is below the reference, the main MOSFET is turned on for a fixed on-time determined by a programming resistor  $R_{ON}$ .  $R_{ON}$  is connected to  $V_{IN}$  such that on-time is reduced with increasing input supply voltage. Following this on-time, the main MOSFET remains off for a minimum of 260 ns. If the voltage on the feedback pin falls below the reference level again the on-time cycle is repeated. Regulation is achieved in this manner.

# Design Steps for the LMZ14201EXT Application

The LMZ14201EXT is fully supported by Webench® and offers the following: Component selection, electrical and thermal simulations as well as the build-it board for a reduction in design time. The following list of steps can be used to manually design the LMZ14201EXT application.

- Select minimum operating V<sub>IN</sub> with enable divider resistors
- Program V<sub>O</sub> with divider resistor selection
- · Program turn-on time with soft-start capacitor selection
- Select C<sub>O</sub>
- Select C<sub>IN</sub>
- Set operating frequency with R<sub>ON</sub>
- · Determine module dissipation
- Layout PCB for required thermal performance

# ENABLE DIVIDER, RENT AND RENB SELECTION

The enable input provides a precise 1.18V band-gap rising threshold to allow direct logic drive or connection to a voltage divider from a higher enable voltage such as  $V_{IN}$ . The enable input also incorporates 90 mV (typ) of hysteresis resulting in a falling threshold of 1.09V. The maximum recommended voltage into the EN pin is 6.5V. For applications where the midpoint of the enable divider exceeds 6.5V, a small zener can be added to limit this voltage.

The function of this resistive divider is to allow the designer to choose an input voltage below which the circuit will be disabled. This implements the feature of programmable under voltage lockout. This is often used in battery powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing of output rails or to prevent early turn-on of the supply as the main input voltage rail rises at power-up. Applying the enable divider to the main input rail is often done in the case of higher input voltage systems such as 24V AC/DC systems where a lower boundary of operation should be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier in the power-up cycle than the LMZ14201EXT output rail. The two resistors should be chosen based on the following ratio:

$$R_{ENT} / R_{ENB} = (V_{IN \ UVLO} / 1.18V) - 1$$
 (1)

www.ti.com.cn

The LMZ14201EXT demonstration and evaluation boards use 11.8k $\Omega$  for R<sub>ENB</sub> and 68.1k $\Omega$  for R<sub>ENT</sub> resulting in a rising UVLO of 8V. This divider presents 6.25V to the EN input when the divider input is raised to 42V.

#### **OUTPUT VOLTAGE SELECTION**

Output voltage is determined by a divider of two resistors connected between  $V_O$  and ground. The midpoint of the divider is connected to the FB input. The voltage at FB is compared to a 0.8V internal reference. In normal operation an on-time cycle is initiated when the voltage on the FB pin falls below 0.8V. The main MOSFET on-time cycle causes the output voltage to rise and the voltage at the FB to exceed 0.8V. As long as the voltage at FB is above 0.8V, on-time cycles will not occur.

The regulated output voltage determined by the external divider resistors RFBT and RFBB is:

$$V_O = 0.8V * (1 + R_{FBT} / R_{FBB})$$
 (2)

Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:

$$R_{FBT} / R_{FBB} = (V_O / 0.8V) - 1$$

These resistors should be chosen from values in the range of 1.0 kohm to 10.0 kohm.

For  $V_0 = 0.8V$  the FB pin can be connected to the output directly so long as an output preload resistor remains that draws more than 20uA. Converter operation requires this minimum load to create a small inductor ripple current and maintain proper regulation when no load is present.

A feed-forward capacitor is placed in parallel with R<sub>FBT</sub> to improve load step transient response. Its value is usually determined experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum output ripple.

A table of values for  $R_{FBT}$ ,  $R_{FBB}$ ,  $C_{FF}$  and  $R_{ON}$  is included in the applications schematic.

#### SOFT-START CAPACITOR SELECTION

Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.

Upon turn-on, after all UVLO conditions have been passed, an internal 8uA current source begins charging the external soft-start capacitor. The soft-start time duration to reach steady state operation is given by the formula:

$$t_{SS} = V_{REF} * C_{SS} / Iss = 0.8V * C_{SS} / 8uA$$
 (3)

This equation can be rearranged as follows:

$$C_{SS} = t_{SS} * 8 \mu A / 0.8 V$$

Use of a 0.022µF results in 2.2 msec soft-start interval which is recommended as a minimum value.

As the soft-start input exceeds 0.8V the output of the power stage will be in regulation. The soft-start capacitor continues charging until it reaches approximately 3.8V on the SS pin. Voltage levels between 0.8V and 3.8V have no effect on other circuit operation. Note that the following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal  $200~\mu\text{A}$  current sink.

- · The enable input being "pulled low"
- · Thermal shutdown condition
- Over-current fault
- Internal Vcc UVLO (Approximately 4V input to V<sub>IN</sub>)

## Co SELECTION

None of the required  $C_O$  output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst case minimum ripple current rating of 0.5 \*  $I_{LR\ P-P}$ , as calculated in Equation 14 below. Beyond that, additional capacitance will reduce output ripple so long as the ESR is low enough to permit it. A minimum value of 10  $\mu$ F is generally required. Experimentation will be required if attempting to operate with a minimum value. Ceramic capacitors or other low ESR types are recommended. See AN-2024 SNVA422for more detail.

The following equation provides a good first pass approximation of C<sub>O</sub> for load transient requirements:

$$C_{O} \ge I_{STEP} * V_{FB} * L * V_{IN} / (4 * V_{O} * (V_{IN} - V_{O}) * V_{OUT-TRAN})$$
(4)



Solving:

$$C_0 \ge 1A*0.8V*10\mu H*24V / (4*3.3V*(24V - 3.3V)*33mV) \ge 21.3\mu F$$

The LMZ14201EXT demonstration and evaluation boards are populated with a 100 uF 6.3V X5R output capacitor. Locations for other output capacitors are provided.

## **CIN SELECTION**

The LMZ14201EXT module contains an internal  $0.47~\mu F$  input ceramic capacitor. Additional input capacitance is required external to the module to handle the input ripple current of the application. This input capacitance should be located in very close proximity to the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance value. Worst case input ripple current rating is dictated by the equation:

$$I(C_{\mathsf{IN}(\mathsf{RMS})}) \approxeq 1 \ / 2 \ ^*\ I_{\mathsf{O}} \ ^*\ \sqrt{\ (\mathsf{D}\ /\ 1\text{-}\mathsf{D})}$$

where

• 
$$D \cong V_O / V_{IN}$$
 (5)

(As a point of reference, the worst case ripple current will occur when the module is presented with full load current and when  $V_{IN} = 2 * V_O$ ).

Recommended minimum input capacitance is 10uF X7R ceramic with a voltage rating at least 25% higher than the maximum applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature deratings of the capacitor selected. It should be noted that ripple current rating of ceramic capacitors may be missing from the capacitor data sheet and you may have to contact the capacitor manufacturer for this rating.

If the system design requires a certain minimum value of input ripple voltage  $\Delta V_{IN}$  be maintained then the following equation may be used.

$$C_{\text{IN}} \ge I_{\text{O}} * D * (1-D) / f_{\text{SW-CCM}} * \Delta V_{\text{IN}}$$

$$\tag{6}$$

If  $\Delta V_{IN}$  is 1% of  $V_{IN}$  for a 24V input to 3.3V output application this equals 240 mV and  $f_{SW} = 400$  kHz.

$$C_{IN} \ge 1A * 3.3V/24V * (1-3.3V/24V) / (400000 * 0.240 V) \ge 0.9uF$$

Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic inductance of the incoming supply lines.

## **RON RESISTOR SELECTION**

Many designs will begin with a desired switching frequency in mind. For that purpose the following equation can be used.

$$f_{SW(CCM)} \cong V_O / (1.3 * 10^{-10} * R_{ON})$$
 (7)

This can be rearranged as

$$R_{ON} \cong V_O / (1.3 * 10^{-10} * f_{SW(CCM)})$$
 (8)

The selection of RON and  $f_{SW(CCM)}$  must be confined by limitations in the on-time and off-time for the COT control section.

The on-time of the LMZ14201EXT timer is determined by the resistor  $R_{ON}$  and the input voltage  $V_{IN}$ . It is calculated as follows:

$$t_{ON} = (1.3 * 10^{-10} * R_{ON}) / V_{IN}$$
 (9)

The inverse relationship of  $t_{ON}$  and  $V_{IN}$  gives a nearly constant switching frequency as  $V_{IN}$  is varied.  $R_{ON}$  should be selected such that the on-time at maximum  $V_{IN}$  is greater than 150 ns. The on-timer has a limiter to ensure a minimum of 150 ns for  $t_{ON}$ . This limits the maximum operating frequency, which is governed by the following equation:

$$f_{SW(MAX)} = V_O / (V_{IN(MAX)} * 150 \text{ nsec})$$

$$(10)$$

This equation can be used to select  $R_{ON}$  if a certain operating frequency is desired so long as the minimum ontime of 150 ns is observed. The limit for  $R_{ON}$  can be calculated as follows:

$$R_{ON} \ge V_{IN(MAX)} * 150 \text{ nsec} / (1.3 * 10^{-10})$$
 (11)



If  $R_{ON}$  calculated in Equation 8 is less than the minimum value determined in Equation 11 a lower frequency should be selected. Alternatively,  $V_{IN(MAX)}$  can also be limited in order to keep the frequency unchanged.

Additionally note, the minimum off-time of 260 ns limits the maximum duty ratio. Larger  $R_{ON}$  (lower  $F_{SW}$ ) should be selected in any application requiring large duty ratio.

#### Discontinuous Conduction and Continuous Conduction Modes


At light load the regulator will operate in discontinuous conduction mode (DCM). With load currents above the critical conduction point, it will operate in continuous conduction mode (CCM). When operating in DCM the switching cycle begins at zero amps inductor current; increases up to a peak value, and then recedes back to zero before the end of the off-time. Note that during the period of time that inductor current is zero, all load current is supplied by the output capacitor. The next on-time period starts when the voltage on the at the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load current as compared to CCM. Conversion efficiency in DCM is maintained since conduction and switching losses are reduced with the smaller load and lower switching frequency. Operating frequency in DCM can be calculated as follows:

$$f_{SW(DCM)} \approx V_O^*(V_{IN}-1)^*10\mu H^*1.18^*10^{20*}I_O/(V_{IN}-V_O)^*R_{ON}^2$$
(12)

In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the off-time. The switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can be calculated using Equation 7 above.

Following is a comparison pair of waveforms of the showing both CCM (upper) and DCM operating modes.

Figure 35. CCM and DCM Operating Modes  $V_{IN} = 12V$ ,  $V_O = 3.3V$ ,  $I_O = 1$  A / 0.25 A




The approximate formula for determining the DCM/CCM boundary is as follows:

Following is a typical waveform showing the boundary condition.

 $I_{DCB} \approx V_O^* (V_{IN} - V_O) / (2*10 \mu H^* f_{SW(CCM)}^* V_{IN})$ 

Figure 36. Transition Mode Operation  $V_{IN} = 24V$ ,  $V_O = 3.3V$ ,  $I_O = 0.29$  A



The inductor internal to the module is 10  $\mu$ H. This value was chosen as a good balance between low and high input voltage applications. The main parameter affected by the inductor is the amplitude of the inductor ripple current ( $I_{LR}$ ).  $I_{LR}$  can be calculated with:

(13)



 $I_{LR P-P} = V_O^* (V_{IN} - V_O) / (10 \mu H^* f_{SW}^* V_{IN})$ 

where

- V<sub>IN</sub> is the maximum input voltage
- f<sub>SW</sub> is determined from Equation 7 (14)

If the output current  $I_O$  is determined by assuming that  $I_O = I_L$ , the higher and lower peak of  $I_{LR}$  can be determined. Be aware that the lower peak of  $I_{LR}$  must be positive if CCM operation is required.

#### POWER DISSIPATION AND BOARD THERMAL REQUIREMENTS

For the design case of  $V_{IN}$  = 24V,  $V_O$  = 3.3V,  $I_O$  = 1A,  $T_{AMB(MAX)}$  = 85°C , and  $T_{JUNCTION}$  = 125°C, the device must see a thermal resistance from case to ambient of less than:

$$\theta_{\text{CA}} < (T_{\text{J-MAX}} - T_{\text{AMB}(\text{MAX})}) / P_{\text{IC-LOSS}} - \theta_{\text{JC}}$$

$$\tag{15}$$

Given the typical thermal resistance from junction to case to be 1.9  $^{\circ}$ C/W. Use the 85 $^{\circ}$ C power dissipation curves in the Typical Performance Characteristics section to estimate the P<sub>IC-LOSS</sub> for the application being designed. In this application it is 0.52W.

$$\theta_{CA} = (125 - 85) / 0.52W - 1.9 = 75$$


To reach  $\theta_{CA} = 75$ , the PCB is required to dissipate heat effectively. With no airflow and no external heat, a good estimate of the required board area covered by 1 oz. copper on both the top and bottom metal layers is:

Board Area\_cm<sup>2</sup> = 
$$500^{\circ}$$
C x cm<sup>2</sup>/W /  $\theta_{JC}$  (16)

As a result, approximately 6 square cm of 1 oz copper on top and bottom layers is required for the PCB design. Additional area will decrease die temperature proportionately. The PCB copper heat sink must be connected to the exposed pad. Approximately thirty six, 10mils (254 µm) thermal vias spaced 59mils (1.5 mm) apart must connect the top copper to the bottom copper. For an example of a high thermal performance PCB layout of approximately 31 square cm area. Refer to the Evaluation Board application note AN-2024 SNVA422. For more information on thermal design see AN-2020 SNVA419 and AN-2026 SNVA424.

#### PC BOARD LAYOUT GUIDELINES

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following a few simple design rules.



#### 1. Minimize area of switched current loops.

From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PC board layout. The high current loops that do not overlap have high di/dt content that will cause observable high frequency noise on the output pin if the input capacitor (Cin1) is placed at a distance away from the LMZ14201EXT. Therefore place  $C_{\text{IN1}}$  as close as possible to the LMZ14201EXT VIN and GND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).

# 2. Have a single point ground.

The ground connections for the feedback, soft-start, and enable components should be routed to the GND pin of the device. This prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.



#### 3. Minimize trace length to the FB pin.

Both feedback resistors,  $R_{FBT}$  and  $R_{FBB}$ , and the feed forward capacitor  $C_{FF}$ , should be located close to the FB pin. Since the FB node is high impedance, maintain the copper area as small as possible. The trace are from  $R_{FBT}$ ,  $R_{FBB}$ , and  $C_{FF}$  should be routed away from the body of the LMZ14201EXT to minimize noise.

#### 4. Make input and output bus connections as wide as possible.

This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and provide optimum output accuracy.

## 5. Provide adequate device heat-sinking.

Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes. For best results use a 6 x 6 via array with minimum via diameter of 10mils (254  $\mu$ m) thermal vias spaced 59mils (1.5 mm). Ensure enough copper area is used for heat-sinking to keep the junction temperature below 125°C.

#### **Additional Features**

#### **OUTPUT OVER-VOLTAGE COMPARATOR**

The voltage at FB is compared to a 0.92V internal reference. If FB rises above 0.92V the on-time is immediately terminated. This condition is known as over-voltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output load is decreased very suddenly. Once OVP is activated, the top MOSFET on-times will be inhibited until the condition clears. Additionally, the synchronous MOSFET will remain on until inductor current falls to zero.

#### **CURRENT LIMIT**

Current limit detection is carried out during the off-time by monitoring the current in the synchronous MOSFET. Referring to the Functional Block Diagram, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the internal synchronous MOSFET. If this current exceeds 2.0 (typical) the current limit comparator disables the start of the next on-time period. The next switching cycle will occur only if the FB input is less than 0.8V and the inductor current has decreased below 2.0A. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current exceeds 2.0A, further on-time intervals for the top MOSFET will not occur. Switching frequency is lower during current limit due to the longer off-time. It should also be noted that current limit is dependent on both duty cycle and temperature as illustrated in the graphs in the typical performance section.

#### THERMAL PROTECTION

The junction temperature of the LMZ14201EXT should not be allowed to exceed its maximum ratings. Thermal protection is implemented by an internal Thermal Shutdown circuit which activates at 165 °C (typ) causing the device to enter a low power standby state. In this state the main MOSFET remains off causing  $V_O$  to fall, and additionally the CSS capacitor is discharged to ground. Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back below 145 °C (typ Hyst = 20 °C) the SS pin is released,  $V_O$  rises smoothly, and normal operation resumes.

Applications requiring maximum output current especially those at high input voltage may require application derating at elevated temperatures.

#### ZERO COIL CURRENT DETECTION


The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous MOSFET when its current reaches zero until the next on-time. This circuit enables the DCM operating mode, which improves efficiency at light loads.



#### **PRE-BIASED STARTUP**


The LMZ14201EXT will properly start up into a pre-biased output. This startup situation is common in multiple rail logic applications where current paths may exist between different power rails during the startup sequence. The following scope capture shows proper behavior during this event.

Figure 37. Pre-Biased Startup






# **Evaluation Board Schematic Diagram and BOM**



Ref Des	Description	Case Size	Manufacturer	Manufacturer P/N
U1	SIMPLE SWITCHER ®	PFM-7	Texas Instruments	LMZ14201EXTTZ-ADJ
C <sub>in1</sub>	1 μF, 50V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T
C <sub>in2</sub>	10 μF, 50V, X7R	1210	Taiyo Yuden	UMK325BJ106MM-T
C <sub>O1</sub>	1 μF, 50V, X7R	1206	Taiyo Yuden	UMK316B7105KL-T
C <sub>O2</sub>	100 μF, 6.3V, X7R	1210	Taiyo Yuden	JMK325BJ107MM-T
R <sub>FBT</sub>	3.32 kΩ	0603	Vishay Dale	CRCW06033K32FKEA
R <sub>FBB</sub>	1.07 kΩ	0603	Vishay Dale	CRCW06031K07FKEA
R <sub>ON</sub>	61.9 kΩ	0603	Vishay Dale	CRCW060361k9FKEA
R <sub>ENT</sub>	68.1 kΩ	0603	Vishay Dale	CRCW060368k1FKEA
R <sub>ENB</sub>	11.8 kΩ	0603	Vishay Dale	CRCW060311k8FKEA
C <sub>FF</sub>	22 nF, ±10%, X7R, 16V	0603	TDK	C1608X7R1H223K
C <sub>SS</sub>	22 nF, ±10%, X7R, 16V	0603	TDK	C1608X7R1H223K
D1	5.1V	SOD-23	_	Optional








Figure 38. Top View and Bottom View of Evaluation PCB



# **REVISION HISTORY**

Changes from Revision D (April 2013) to Revision E				
•	Changed layout of National Data Sheet to TI format	2	20	

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道 1568 号,中建大厦 32 楼 邮政编码: 200122 Copyright © 2013 德州仪器 半导体技术(上海)有限公司