



🖥 Buy







LMR14050-Q1

ZHCSF39A - NOVEMBER 2015 - REVISED FEBRUARY 2016

LMR14050-Q1 SIMPLE SWITCHER<sup>®</sup> 40V 5A 降压转换器 40µA)

#### 特性 1


- 适用于汽车电子 应用
- 具有符合 AEC-Q100 标准的下列结果: - 器件温度 1 级: -40°C 至 125°C 的环境运行温度 范围

- 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 H1C

- 器件带电器件模型 (CDM) ESD 分类等级 C4A
- 输入电压范围: 4V 至 40V
- 5A 持续输出电流
- 40µA 超低工作静态电流
- 90mΩ 高侧金属氧化物半导体场效应晶体 (MOSFET)
- 最短导通时间:75ns
- 电流模式控制
- 可调节开关频率范围: 200kHz 至 2.5MHz
- 与外部时钟频率同步 .
- 扩展频谱选项,适用于降低电磁干扰 (EMI)
- 内置补偿功能,便于使用
- 支持高占空比运行 ٠
- 精密使能引脚
- 关断电流: 1µA
- 外部软启动 •
- 热保护、过压保护和短路保护
- 8 引脚散热增强型小外形集成电路 (HSOIC) . PowerPAD™封装

# 2 应用范围

- 汽车电池稳压
- 工业用电源 ٠
- 电信和数据通信系统
- 通用宽输入电压稳压



#### 3 说明


LMR14050-Q1 器件是一款集成高侧金属氧化物半导体 场效应晶体管 (MOSFET) 的 40V、5A 降压稳压器。 该器件的宽输入电压范围为 4V 至 40V,适用于调节从 工业到汽车等各类 应用 中的非稳压电源。该稳压器在 休眠模式下的静态电流为 40µA,非常适合电池供电类 系统。并且在关断模式下具有 1µA 的超低电流,可进 一步延长电池使用寿命。该稳压器的可调开关频率范围 较宽,这使得效率或外部元件尺寸能够得到优化。内部 环路补偿意味着用户不用承担设计环路补偿组件的枯燥 工作。并且还能够以最大限度减少器件的外部元件数。 精密使能输入简化了稳压器控制和系统电源排序。此 外,该器件还内置多种保护功能: 逐周期限流保护、 应对功耗过大的热感测和热关断保护以及输出过压保 护。

LMR14050-Q1 采用焊盘外露的 8 引脚 HSOIC 封装, 可实现低热阻。

器件信息(1)

部件号	封装	封装尺寸(标称值)			
LMR14050SQDDARQ1	HSOIC (8)	4.89mm x 3.90mm			
LMR14050SSQDDARQ1 (扩展频谱)	HSOIC (8)	4.89mm x 3.90mm			
LMR14050QDPRRQ1	WSON (10)	4.10mm x 4.10mm			
LMR14050SQDPRRQ1 (扩展频谱)	WSON (10)	4.10mm x 4.10mm			

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



# 效率与输出电流间的关系

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



1	特性	
2	应用	范围1
3	说明	1
4		历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics 5
	6.6	Switching Characteristics 7
	6.7	Typical Characteristics 8
7	Deta	ailed Description 10
	7.1	Overview 10

# 4 修订历史记录

C	hanges from Original (November 2015) to Revision A	Page
•	Added new column for WSON package	3
•	Added new row for PGOOD	4
•	Added new row for PGOOD	4
•	Added new section for PGOOD	5
•	Added PGOOD section	15


	7.2	Functional Block Diagram	. 10
	7.3	Feature Description	. 11
	7.4	Device Functional Modes	. 17
8	App	lication and Implementation	. 18
	8.1	Application Information	. 18
	8.2	Typical Application	. 18
9	Pow	er Supply Recommendations	. 24
10	Lay	out	. 24
	10.1	Layout Guidelines	. 24
		Layout Example	
11	器件	和文档支持	. 26
	11.1	器件支持	. 26
	11.2	文档支持	. 26
	11.3	社区资源	. 26
12	机械	、封装和可订购信息	. 27




www.ti.com.cn



# 5 Pin Configuration and Functions





## **Pin Functions**

NAME	1	NO.	TYPE <sup>(1)</sup>	DECODIDION	
	SO-8	WSON-10	ITPE (7	DESCRIPTION	
BOOT	1	1	Р	Bootstrap capacitor connection for high-side MOSFET driver. Connect a high quality 0.1 $\mu F$ capacitor from BOOT to SW.	
VIN	2	2, 3	Р	Connect to power supply and bypass capacitors $C_{\text{IN}}.$ Path from VIN pin to high frequency bypass $C_{\text{IN}}$ and GND must be as short as possible.	
EN	3	4	I	Enable pin, with internal pull-up current source. Pull below 1.2 V to disable. Float or connect to VIN to enable. Adjust the input under voltage lockout with two resistors. See the Enable and Adjusting Under voltage lockout section.	
RT/SYNC	4	5	I	Resistor Timing or External Clock input. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clockin edges stop, the internal amplifier is re-enabled and the operating mode returns to frequency programming by resistor.	
FB	5	7	I	Feedback input pin, connect to the feedback divider to set $V_{\text{OUT}}.$ Do not short this pin to ground during operation.	
SS	6	6	0	Soft-start control pin. Connect to a capacitor to set soft-start time.	
PGOOD	N/A	8	0	Open drain output for power-good flag. Use a 10 k $\Omega$ to 100 k $\Omega$ pull-up resistor to logic rail or other DC voltage no higher than 7V.	
GND	7	9	G	System ground pin.	
SW	8	10	Р	Switching output of the regulator. Internally connected to high-side power MOSFET. Connect to power inductor.	
Thermal Pad	9	11	G	Major heat dissipation path of the die. Must be connected to ground plane on PCB.	

(1) I = Input, O = Output, G = Ground, P = Power

# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
	VIN, EN to GND	-0.3	44	
	BOOT to GND	-0.3	49	
Input Voltages	SS to GND	-0.3	5	V
	FB to GND	-0.3	7	-
	RT/SYNC to GND	-0.3	3.6	-
	PGOOD to GND	-0.3	7	
	BOOT to SW		6.5	v
Output Voltages	SW to GND	-3	44	v
TJ	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	N/
V(ESD)		Charged-device model (CDM), per AEC Q100-011	±750	V

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 6.3 Recommended Operating Conditions

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT	
	VIN	4	40		
Buck Regulator	VOUT	0.8	28		
	BOOT		45	V	
	SW	-1	40		
	FB	0	5		
Control	EN	0	40		
	RT/SYNC	0	3.3	V	
	SS	0	3		
	PGOOD to GND	0	5		
Frequency	Switching frequency range at RT mode	200	2500		
	Switching frequency range at SYNC mode	250	2300	kHz	
Temperature	Operating junction temperature, T <sub>J</sub>	-40	125	°C	

(1) Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see *Electrical Characteristics*.

# 6.4 Thermal Information

		LMR14050-Q1	
	THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	DDA (HSOIC)	UNIT
		8 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	42.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	9.9	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	25.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.1	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3.8	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	25.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) Power rating at a specific ambient temperature T<sub>A</sub> should be determined with a maximum junction temperature (T<sub>J</sub>) of 125°C, which is illustrated in *Recommended Operating Conditions* section.

# 6.5 Electrical Characteristics

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25$ °C, and are provided for reference purposes only. Unless otherwise specified, the following conditions apply:  $V_{IN} = 4.0$  V to 40 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPP	PLY (VIN PIN)					
V <sub>IN</sub>	Operation input voltage		4		40	V
UVLO	Under voltage lockout thresholds	Rising threshold	3.5	3.7	3.9	V
		Hysteresis		285		mV
I <sub>SHDN</sub>	Shutdown supply current	$V_{EN} = 0 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}, 4.0 \text{ V} \le V_{IN} \le 40 \text{ V}$		1.0	3.0	μA
l <sub>Q</sub>	Operating quiescent current (non- switching)	V <sub>FB</sub> = 1.0 V, T <sub>A</sub> = 25°C		40		μA
ENABLE (EN	PIN)	•				+
V <sub>EN_TH</sub>	EN Threshold Voltage		1.05	1.20	1.38	V
I <sub>EN_PIN</sub>	EN PIN current	Enable threshold +50 mV		-4.6		
		Enable threshold -50 mV		-1.0		μA
I <sub>EN_HYS</sub>	EN hysteresis current			-3.6		μA
EXTERNAL S	OFT-START					
I <sub>SS</sub>	SS pin current	$T_A = 25^{\circ}C$		3		μA
POWER GOO	D (PGOOD PIN)					
V <sub>PG_UV</sub>	Power-good flag under voltage tripping	POWER GOOD (% of FB voltage)		94%		
	threshold	POWER BAD (% of FB voltage)		92%		
V <sub>PG_OV</sub>	Power-good flag over voltage tripping	POWER BAD (% of FB voltage)		109%		
	threshold	POWER GOOD (% of FB voltage)		107%		
V <sub>PG_HYS</sub>	Power-good flag recovery hysteresis	% of FB voltage		2%		
I <sub>PG</sub>	PGOOD leakage current at high level output	V <sub>Pull-Up</sub> = 5V		10	200	nA
V <sub>PG_LOW</sub>	PGOOD low level output voltage	I <sub>Pull-Up</sub> = 1mA		0.1		V
V <sub>IN_PG_MIN</sub>	Minimum VIN for valid PGOOD output	$V_{Pull-Up} < 5V$ at $I_{Pull-Up} = 100 \ \mu A$		1.6	1.95	V
VOLTAGE RE	FERENCE (FB PIN)					
V <sub>FB</sub>	Feedback voltage	$T_J = 25^{\circ}C$	0.744	0.750	0.756	V
		$T_J = -40^{\circ}C$ to $125^{\circ}C$	0.735	0.750	0.765	V
HIGH-SIDE M	OSFET					
R <sub>DS_ON</sub>	On-resistance	$V_{IN}$ = 12 V, BOOT to SW = 5.8 V		90	180	mΩ
	SFET CURRENT LIMIT					*



# LMR14050-Q1

ZHCSF39A-NOVEMBER 2015-REVISED FEBRUARY 2016

www.ti.com.cn

# **Electrical Characteristics (continued)**

Limits apply over the recommended operating junction temperature (T<sub>J</sub>) range of -40°C to +125°C, unless otherwise stated. Minimum and Maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T<sub>J</sub> = 25°C, and are provided for reference purposes only. Unless otherwise specified, the following conditions apply:  $V_{IN}$  = 4.0 V to 40 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
I <sub>LIMT</sub>	Current limit	$V_{IN}$ = 12 V, $T_A$ = 25°C, Open Loop	6.2	7.9	9.7	А		
THERMAL PERFO	THERMAL PERFORMANCE							
T <sub>SHDN</sub>	Thermal shutdown threshold			170		ŝ		
T <sub>HYS</sub>	Hysteresis			12				



# 6.6 Switching Characteristics

Over the recommended operating junction temperature range of -40 °C to 125 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
£	Switching frequency	R <sub>T</sub> = 11.5 kΩ	1758	1912	2066	kHz
f <sub>SW</sub>	Switching frequency range at SYNC mode		250		2300	КПД
F <sub>DITHER</sub>	Switching frequency dithering	Spread spectrum option, frequency dithering over center frequency		±6%		
V <sub>SYNC_HI</sub>	SYNC clock high level threshold		1.7			v
V <sub>SYNC_LO</sub>	SYNC clock low level threshold				0.5	v
T <sub>SYNC_MIN</sub>	Minimum SYNC input pulse width	Measured at 500 kHz, $V_{SYNC_{HI}} > 3 V$ , $V_{SYNC_{LO}} < 0.3 V$		30		ns
T <sub>LOCK_IN</sub>	PLL lock in time	Measured at 500 kHz		100		μs
T <sub>ON_MIN</sub>	Minimum controllable on time	$V_{IN}$ = 12 V, BOOT to SW = 5.8 V, I <sub>Load</sub> = 1 A		75		ns
D <sub>MAX</sub>	Maximum duty cycle	f <sub>SW</sub> = 200 kHz		97%		

TEXAS INSTRUMENTS


# LMR14050-Q1

ZHCSF39A-NOVEMBER 2015-REVISED FEBRUARY 2016

www.ti.com.cn


# 6.7 Typical Characteristics

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 300 kHz, L = 6.5 µH,  $C_{OUT}$  = 47 µF x 4,  $T_A$  = 25°C





# **Typical Characteristics (continued)**



Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 300 kHz, L = 6.5 µH,  $C_{OUT}$  = 47 µF x 4,  $T_A$  = 25°C



# 7 Detailed Description


# 7.1 Overview

The LMR14050-Q1 SIMPLE SWITCHER<sup>®</sup> regulator is an easy to use step-down DC-DC converter that operates from a 4.0 V to 40 V supply voltage. It integrates a 90 m $\Omega$  (typical) high-side MOSFET, and is capable of delivering up to 5 A DC load current with exceptional efficiency and thermal performance in a very small solution size. The operating current is typically 40  $\mu$ A under no load condition (not switching). When the device is disabled, the supply current is typically 1  $\mu$ A. An extended family is available in 2 A and 3.5 A load options in pin to pin compatible packages.

The LMR14050-Q1 implements constant frequency peak current mode control with Sleep-mode at light load to achieve high efficiency. The device is internally compensated, which reduces design time, and requires fewer external components. The switching frequency is programmable from 200 kHz to 2.5 MHz by an external resistor  $R_T$ . The LMR14050-Q1 is also capable of synchronization to an external clock within the 250 kHz to 2.3 MHz frequency range, which allows the device to be optimized to fit small board space at higher frequency, or high efficient power conversion at lower frequency.

Other features are included for more comprehensive system requirements, including precision enable, adjustable soft-start time, and approximate 97% duty cycle by BOOT capacitor recharge circuit. These features provide a flexible and easy to use platform for a wide range of applications. Protection features include over temperature shutdown,  $V_{OUT}$  over voltage protection (OVP),  $V_{IN}$  under-voltage lockout (UVLO), cycle-by-cycle current limit, and short-circuit protection with frequency fold-back.

# 7.2 Functional Block Diagram



Copyright © 2015-2016, Texas Instruments Incorporated



# 7.3 Feature Description

## 7.3.1 Fixed Frequency Peak Current Mode Control

The following operating description of the LMR14050-Q1 will refer to the *Functional Block Diagram* and to the waveforms in Figure 13. LMR14050-Q1 output voltage is regulated by turning on the high-side N-MOSFET with controlled ON time. During high-side switch ON time, the SW pin voltage swings up to approximately  $V_{IN}$ , and the inductor current  $i_L$  increase with linear slope  $(V_{IN} - V_{OUT}) / L$ . When high-side switch is off, inductor current discharges through freewheel diode with a slope of  $-V_{OUT} / L$ . The control parameter of Buck converter is defined as Duty Cycle D =  $t_{ON} / T_{SW}$ , where  $t_{ON}$  is the high-side switch ON time and  $T_{SW}$  is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal Buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D =  $V_{OUT} / V_{IN}$ .




Figure 13. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The LMR14050-Q1 employs fixed frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. The regulator operates with fixed switching frequency at normal load condition. At very light load, the LMR14050-Q1 will operate in Sleep-mode to maintain high efficiency and the switching frequency will decrease with reduced load current.

### 7.3.2 Slope Compensation

The LMR14050-Q1 adds a compensating ramp to the MOSFET switch current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

### 7.3.3 Sleep-mode

The LMR14050-Q1 operates in Sleep-mode at light load currents to improve efficiency by reducing switching and gate drive losses. If the output voltage is within regulation and the peak switch current at the end of any switching cycle is below the current threshold of 300 mA, the device enters Sleep-mode. The Sleep-mode current threshold is the peak switch current level corresponding to a nominal internal COMP voltage of 400 mV.

When in Sleep-mode, the internal COMP voltage is clamped at 400 mV and the high-side MOSFET is inhibited, and the device draws only 40  $\mu$ A (typical) input quiescent current. Since the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the internal COMP voltage. The high-side MOSFET is enabled and switching resumes when the error amplifier lifts internal COMP voltage above 400 mV. The output voltage recovers to the regulated value, and internal COMP voltage eventually falls below the Sleep-mode threshold at which time the device again enters Sleep-mode.

TEXAS INSTRUMENTS

www.ti.com.cn

# Feature Description (continued)

# 7.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)

The LMR14050-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the external low side diode conducts. The recommended value of the BOOT capacitor is 0.1  $\mu$ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 16 V or greater is recommended for stable performance over temperature and voltage.

When operating with a low voltage difference from input to output, the high-side MOSFET of the LMR14050-Q1 will operate at approximate 97% duty cycle. When the high-side MOSFET is continuously on for 5 or 6 switching cycles (5 or 6 switching cycles for frequency lower than 1 MHz, and 10 or 11 switching cycles for frequency higher than 1MHz) and the voltage from BOOT to SW drops below 3.2 V, the high-side MOSFET is turned off and an integrated low side MOSFET pulls SW low to recharge the BOOT capacitor.

Since the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus the effective duty cycle of the switching regulator can be high, approaching 97%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low side diode voltage and the printed circuit board resistance.

# 7.3.5 Adjustable Output Voltage

The internal voltage reference produces a precise 0.75 V (typical) voltage reference over the operating temperature range. The output voltage is set by a resistor divider from output voltage to the FB pin. It is recommended to use 1% tolerance or better and temperature coefficient of 100 ppm or less divider resistors. Select the low side resistor  $R_{FBB}$  for the desired divider current and use Equation 1 to calculate high-side  $R_{FBT}$ . Larger value divider resistors are good for efficiency at light load. However, if the values are too high, the regulator will be more susceptible to noise and voltage errors from the FB input current may become noticeable.  $R_{FBB}$  in the range from 10 k $\Omega$  to 100 k $\Omega$  is recommended for most applications.




Figure 14. Output Voltage Setting

$$\mathsf{R}_{\mathsf{FBT}} = \frac{\mathsf{V}_{\mathsf{OUT}} - 0.75}{0.75} \mathsf{R}_{\mathsf{FBB}}$$

(1)

# 7.3.6 Enable and Adjustable Under-voltage Lockout

The LMR14050-Q1 is enabled when the VIN pin voltage rises above 3.7 V (typical) and the EN pin voltage exceeds the enable threshold of 1.2 V (typical). The LMR14050-Q1 is disabled when the VIN pin voltage falls below 3.52 V (typical) or when the EN pin voltage is below 1.2 V. The EN pin has an internal pull-up current source (typically  $I_{EN} = 1 \ \mu$ A) that enables operation of the LMR14050-Q1 when the EN pin is floating.

Many applications will benefit from the employment of an enable divider  $R_{ENT}$  and  $R_{ENB}$  in Figure 13 to establish a precision system UVLO level for the stage. System UVLO can be used for supplies operating from utility power as well as battery power. It can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery. An external logic signal can also be used to drive EN input for system sequencing and protection.

When EN terminal voltage exceeds 1.2 V, an additional hysteresis current (typically  $I_{HYS} = 3.6 \ \mu$ A) is sourced out of EN terminal. When the EN terminal is pulled below 1.2 V,  $I_{HYS}$  current is removed. This additional current facilitates adjustable input voltage UVLO hysteresis. Use Equation 2 and Equation 3

Equation 3 to calculate  $R_{ENT}$  and  $R_{ENB}$  for desired UVLO hysteresis voltage.



Feature Description (continued)




Figure 15. System UVLO By Enable Dividers

$$R_{ENT} = \frac{V_{START} - V_{STOP}}{I_{HYS}}$$

$$R_{ENB} = \frac{V_{EN}}{\frac{V_{START} - V_{EN}}{R_{ENT}} + I_{EN}}$$
(2)
(3)

where  $V_{\text{START}}$  is the desired voltage threshold to enable LMR14050-Q1,  $V_{\text{STOP}}$  is the desired voltage threshold to disable device.

#### 7.3.7 External Soft-start

The LMR14050-Q1 has soft-start pin for programmable output ramp up time. The soft-start feature is used to prevent inrush current impacting the LMR14050-Q1 and its load when power is first applied. The soft-start time can be programed by connecting an external capacitor  $C_{SS}$  from SS pin to GND. An internal current source (typically  $I_{SS} = 3 \ \mu$ A) charges  $C_{SS}$  and generates a ramp from 0V to  $V_{REF}$ . The soft-start time can be calculated by Equation 4:

$$t_{SS}(ms) = \frac{C_{SS}(nF) \times V_{REF}(V)}{I_{SS}(\mu A)}$$
(4)

The internal soft-start resets while device is disabled or in thermal shutdown.

### 7.3.8 Switching Frequency and Synchronization (RT/SYNC)

The switching frequency of the LMR14050-Q1 can be programmed by the resistor RT from the RT/SYNC pin and GND pin. The RT/SYNC pin can't be left floating or shorted to ground. To determine the timing resistance for a given switching frequency, use Equation 5 or the curve in Figure 16. Table 1 gives typical  $R_T$  values for a given  $f_{SW}$ .

 $R_{T}(k\Omega) = 42904 \times f_{SW}(kHz)^{-1.088}$ 

(5)

TEXAS INSTRUMENTS

www.ti.com.cn

# Feature Description (continued)




Figure 16. R<sub>T</sub> vs Frequency Curve

### Table 1. Typical Frequency Setting R<sub>T</sub> Resistance

f <sub>SW</sub> (kHz)	R <sub>T</sub> (kΩ)
200	133
350	73.2
500	49.9
750	32.4
1000	23.2
1500	15.0
1912	11.5
2200	9.76

The LMR14050-Q1 switching action can also be synchronized to an external clock from 250 kHz to 2.3 MHz. Connect a square wave to the RT/SYNC pin through either circuit network shown in Figure 17. Internal oscillator is synchronized by the falling edge of external clock. The recommendations for the external clock include: high level no lower than 1.7 V, low level no higher than 0.5 V and have a pulse width greater than 30 ns. When using a low impedance signal source, the frequency setting resistor  $R_T$  is connected in parallel with an AC coupling capacitor  $C_{COUP}$  to a termination resistor  $R_{TERM}$  (e.g., 50  $\Omega$ ). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10 pF ceramic capacitor can be used for  $C_{COUP}$ . Figure 18, Figure 19 and Figure 20 show the device synchronized to an external system clock.





Figure 17. Synchronizing to an External Clock



# LMR14050-Q1

ZHCSF39A-NOVEMBER 2015-REVISED FEBRUARY 2016



For spread spectrum option, the internal frequency dithering is disabled if the device is synchronized to an external clock.

Equation 6 calculates the maximum switching frequency limitation set by the minimum controllable on time and the input to output step down ratio. Setting the switching frequency above this value will cause the regulator to skip switching pulses to achieve the low duty cycle required at maximum input voltage.

$$f_{SW(max)} = \frac{1}{t_{ON}} \times \left( \frac{I_{OUT} \times R_{IND} + V_{OUT} + V_{D}}{V_{IN}MAx - I_{OUT} \times R_{DS}N + V_{D}} \right)$$

where

- I<sub>OUT</sub> = Output current
- R<sub>IND</sub> = Inductor series resistance
- V<sub>IN\_MAX</sub> = Maximum input voltage
- V<sub>OUT</sub> = Output voltage
- V<sub>D</sub> = Diode voltage drop
- R<sub>DS ON</sub> = High-side MOSFET switch on resistance
- t<sub>ON</sub> = Minimum on time

# 7.3.9 Power Good (PGOOD)

The LMR14020-Q1 in WSON-10 package has a built in power-good flag shown on PGOOD pin to indicate whether the output voltage is within its regulation level. The PGOOD signal can be used for start-up sequencing of multiple rails or fault protection. The PGOOD pin is an open-drain output that requires a pull-up resistor to an appropriate DC voltage. Voltage seen by the PGOOD pin should never exceed 7V. A resistor divider pair can be used to divide the voltage down from a higher potential. A typical range of pull-up resistor value is 10 k $\Omega$  to 100 k $\Omega$ .

Copyright © 2015–2016, Texas Instruments Incorporated

(6)

#### LMR14050-Q1 ZHCSF39A – NOVEMBER 2015 – REVISED FEBRUARY 2016

www.ti.com.cn

STRUMENTS

Refer to Figure 21. When the FB voltage is within the power-good band, +7% above and -6% below the internal reference  $V_{REF}$  typically, the PGOOD switch will be turned off and the PGOOD voltage will be pulled up to the voltage level defined by the pull-up resistor or divider. When the FB voltage is outside of the tolerance band, +9% above or -8% below  $V_{REF}$  typically, the PGOOD switch will be turned on and the PGOOD pin voltage will be pulled low to indicate power bad.




Figure 21. Power-Good Flag

# 7.3.10 Over Current and Short Circuit Protection

The LMR14050-Q1 is protected from over current condition by cycle-by-cycle current limiting on the peak current of the high-side MOSFET. High-side MOSFET over-current protection is implemented by the nature of the Peak Current Mode control. The high-side switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. Please refer to Functional Block Diagram for more details. The peak current of high-side switch is limited by a clamped maximum peak current threshold which is constant. So the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The LMR14050-Q1 also implements a frequency fold-back to protect the converter in severe over-current or short conditions. The oscillator frequency is divided by 2, 4, and 8 as the FB pin voltage decrease to 75%, 50%, 25% of  $V_{REF}$ . The frequency fold-back increases the off time by increasing the period of the switching cycle, so that it provides more time for the inductor current to ramp down and leads to a lower average inductor current. Lower frequency also means lower switching loss. Frequency fold-back reduces power dissipation and prevents overheating and potential damage to the device.

# 7.3.11 Overvoltage Protection

The LMR14050-Q1 employs an output overvoltage protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low output capacitance. The OVP feature minimizes output overshoot by turning off high-side switch immediately when FB voltage reaches to the rising OVP threshold which is nominally 109% of the internal voltage reference  $V_{REF}$ . When the FB voltage drops below the falling OVP threshold which is nominally 107% of  $V_{REF}$ , the high-side MOSFET resumes normal operation.

# 7.3.12 Thermal Shutdown

The LMR14050-Q1 provides an internal thermal shutdown to protect the device when the junction temperature exceeds 170°C (typical). The high-side MOSFET stops switching when thermal shundown activates. Once the die temperature falls below 158°C (typical), the device reinitiates the power up sequence controlled by the internal soft-start circuitry.



# LMR14050-Q1 ZHCSF39A – NOVEMBER 2015 – REVISED FEBRUARY 2016

# 7.4 Device Functional Modes

# 7.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the LMR14050-Q1. When  $V_{EN}$  is below 1.0 V, the device is in shutdown mode. The switching regulator is turned off and the quiescent current drops to 1.0  $\mu$ A typically. The LMR14050-Q1 also employs under voltage lock out protection. If  $V_{IN}$  voltage is below the UVLO level, the regulator will be turned off.

# 7.4.2 Active Mode

The LMR14050-Q1 is in Active Mode when  $V_{EN}$  is above the precision enable threshold and  $V_{IN}$  is above its UVLO level. The simplest way to enable the LMR14050-Q1 is to connect the EN pin to VIN pin. This allows self startup when the input voltage is in the operation range: 4.0 V to 40 V. Please refer to *Enable and Adjustable Under-voltage Lockout* for details on setting these operating levels.

In Active Mode, depending on the load current, the LMR14050-Q1 will be in one of three modes:

- 1. Continuous conduction mode (CCM) with fixed switching frequency when load current is above half of the peak-to-peak inductor current ripple.
- 2. Discontinuous conduction mode (DCM) with fixed switching frequency when load current is lower than half of the peak-to-peak inductor current ripple in CCM operation.
- 3. Sleep-mode when internal COMP voltage drop to 400 mV at very light load.

# 7.4.3 CCM Mode

CCM operation is employed in the LMR14050-Q1 when the load current is higher than half of the peak-to-peak inductor current. In CCM operation, the frequency of operation is fixed, output voltage ripple will be at a minimum in this mode and the maximum output current of 5 A can be supplied by the LMR14050-Q1.

## 7.4.4 Light Load Operation

When the load current is lower than half of the peak-to-peak inductor current in CCM, the LMR14050-Q1 will operate in DCM. At even lighter current loads, Sleep-mode is activated to maintain high efficiency operation by reducing switching and gate drive losses.



# 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The LMR14050-Q1 is a step down DC-to-DC regulator. It is typically used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 5 A. The following design procedure can be used to select components for the LMR14050-Q1. This section presents a simplified discussion of the design process.

# 8.2 Typical Application

The LMR14050-Q1 only requires a few external components to convert from wide voltage range supply to a fixed output voltage. A schematic of 5 V/5 A application circuit is shown in Figure 22. The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop.




Figure 22. Application Circuit, 5V Output

# 8.2.1 Design Requirements

This example details the design of a high frequency switching regulator using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level:

Table	2.	Design	<b>Parameters</b>
-------	----	--------	-------------------

Input Voltage, V <sub>IN</sub>	7 V to 36 V, Typical 12 V
Output Voltage, V <sub>OUT</sub>	5.0 V
Maximum Output Current IO_MAX	5 A
Transient Response 0.5 A to 5 A	5%
Output Voltage Ripple	50 mV
Input Voltage Ripple	400 mV
Switching Frequency f <sub>SW</sub>	300 kHz
Soft-start time	5 ms



#### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Output Voltage Set-Point

The output voltage of LMR14050-Q1 is externally adjustable using a resistor divider network. The divider network is comprised of top feedback resistor  $R_{FBT}$  and bottom feedback resistor  $R_{FBB}$ . Equation 7 is used to determine the output voltage:

$$R_{FBT} = \frac{V_{OUT} - 0.75}{0.75} R_{FBB}$$
(7)

Choose the value of  $R_{FBT}$  to be 100 k $\Omega$ . With the desired output voltage set to 5 V and the  $V_{FB}$  = 0.75 V, the  $R_{FBB}$  value can then be calculated using Equation 7. The formula yields to a value 17.65 k $\Omega$ . Choose the closest available value of 17.8 k $\Omega$  for  $R_{FBB}$ .

### 8.2.2.2 Switching Frequency

For desired frequency, use Equation 8 to calculate the required value for R<sub>T</sub>.

$$R_{T}(k\Omega) = 42904 \times f_{SW}(kHz)^{-1.088}$$

For 300 kHz, the calculated  $R_T$  is 86.57 k $\Omega$  and standard value 86.6 k $\Omega$  can be used to set the switching frequency at 300 kHz.

#### 8.2.2.3 Output Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the RMS current. The inductance is based on the desired peak-to-peak ripple current  $\Delta i_L$ . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance  $L_{MIN}$ . Use Equation 10 to calculate the minimum value of the output inductor.  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. A reasonable value of  $K_{IND}$  should be 20%-40%. During an instantaneous short or over current operation event, the RMS and peak inductor current can be high. The inductor current rating should be higher than current limit.

$$\Delta i_{L} = \frac{V_{OUT} \times (V_{IN\_MAX} - V_{OUT})}{V_{IN\_MAX} \times L \times f_{SW}}$$

$$L_{MIN} = \frac{V_{IN\_MAX} - V_{OUT}}{L_{MIN} \times L \times I_{SW}} \times \frac{V_{OUT}}{L_{MIN} \times L \times I_{SW}}$$
(9)

$$= I_{OUT} \times K_{IND} \qquad \gamma_{IN\_MAX} \times f_{SW}$$
(10)

In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that over current protection at the full load could be falsely triggered. It also generates more conduction loss since the RMS current is slightly higher. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose  $K_{IND} = 0.4$ , the minimum inductor value is calculated to be 7.17  $\mu$ H, and a nearest standard value is chosen: 8.2  $\mu$ H. A standard 8.2  $\mu$ H ferrite inductor with a capability of 7 A RMS current and 10A saturation current can be used.

### 8.2.2.4 Output Capacitor Selection

The output capacitor(s), C<sub>OUT</sub>, should be chosen with care since it directly affects the steady state output voltage ripple, loop stability and the voltage over/undershoot during load current transients.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance (ESR) of the output capacitors:

$$\Delta V_{OUT ESR} = \Delta i_L \times ESR = K_{IND} \times I_{OUT} \times ESR$$

(11)

(8)

The other is caused by the inductor current ripple charging and discharging the output capacitors:

$$\Delta V_{OUT\_C} = \frac{\Delta i_{L}}{8 \times f_{SW} \times C_{OUT}} = \frac{K_{IND} \times I_{OUT}}{8 \times f_{SW} \times C_{OUT}}$$

#### LMR14050-Q1 ZHCSF39A – NOVEMBER 2015 – REVISED FEBRUARY 2016

are not in phase, so the potual pack to pack simple is smaller than the

The two components in the voltage ripple are not in phase, so the actual peak-to-peak ripple is smaller than the sum of two peaks.

Output capacitance is usually limited by transient performance specifications if the system requires tight voltage regulation with presence of large current steps and fast slew rate. When a fast large load increase happens, output capacitors provide the required charge before the inductor current can slew up to the appropriate level. The regulator's control loop usually needs three or more clock cycles to respond to the output voltage droop. The output capacitance must be large enough to supply the current difference for three clock cycles to maintain the output voltage within the specified range. Equation 13 shows the minimum output capacitors absorb energy stored in the inductor. The catch diode can't sink current so the energy stored in the inductor results in an output voltage overshoot. Equation 14 calculates the minimum capacitance required to keep the voltage overshoot within a specified range.

$$C_{OUT} > \frac{3 \times (I_{OH} - I_{OL})}{f_{SW} \times V_{US}}$$

$$C_{OUT} > \frac{I_{OH}^2 - I_{OL}^2}{(V_{OUT} + V_{OS})^2 - V_{OUT}^2} \times L$$
(13)
(13)

where

- $K_{IND}$  = Ripple ratio of the inductor ripple current ( $\Delta i_L / I_{OUT}$ )
- I<sub>OL</sub> = Low level output current during load transient
- I<sub>OH</sub> = High level output current during load transient
- V<sub>US</sub> = Target output voltage undershoot
- V<sub>OS</sub> = Target output voltage overshoot

For this design example, the target output ripple is 50 mV. Presuppose  $\Delta V_{OUT\_ESR} = \Delta V_{OUT\_C} = 50$  mV, and chose  $K_{IND} = 0.4$ . Equation 11 yields ESR no larger than 25 m $\Omega$  and Equation 12 yields  $C_{OUT}$  no smaller than 16.7  $\mu$ F. For the target over/undershoot range of this design,  $V_{US} = V_{OS} = 5\% \times V_{OUT} = 250$  mV. The  $C_{OUT}$  can be calculated to be no smaller than 180  $\mu$ F and 79.2  $\mu$ F by Equation 13 and Equation 14 respectively. In summary, the most stringent criteria for the output capacitor is 180  $\mu$ F. Four 47  $\mu$ F, 16 V, X7R ceramic capacitors with 5 m $\Omega$  ESR are used in parallel .

# 8.2.2.5 Schottky Diode Selection

The breakdown voltage rating of the diode is preferred to be 25% higher than the maximum input voltage. The current rating for the diode should be equal to the maximum output current for best reliability in most applications. In cases where the input voltage is much greater than the output voltage the average diode current is lower. In this case it is possible to use a diode with a lower average current rating, approximately (1-D) ×  $I_{OUT}$  however the peak current rating should be higher than the maximum load current. A 6 A to 7 A rated diode is a good starting point.

# 8.2.2.6 Input Capacitor Selection

The LMR14050-Q1 device requires high frequency input decoupling capacitor(s) and a bulk input capacitor, depending on the application. The typical recommended value for the high frequency decoupling capacitor is 4.7  $\mu$ F to 10  $\mu$ F. A high-quality ceramic capacitor type X5R or X7R with sufficiency voltage rating is recommended. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. Additionally, some bulk capacitance can be required, especially if the LMR14050-Q1 circuit is not located within approximately 5 cm from the input voltage source. This capacitor is used to provide damping to the voltage spike due to the lead inductance of the cable or the trace. For this design, two 2.2  $\mu$ F, X7R ceramic capacitors rated for 100 V are used. A 0.1  $\mu$ F for high-frequency filtering and place it as close as possible to the device pins.

# 8.2.2.7 Bootstrap Capacitor Selection

Every LMR14050-Q1 design requires a bootstrap capacitor ( $C_{BOOT}$ ). The recommended capacitor is 0.1  $\mu$ F and rated 16 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.



www.ti.com.cn



## 8.2.2.8 Soft-start Capacitor Selection

Use Equation 15 in order to calculate the soft-start capacitor value:

$$C_{SS}(nF) = \frac{t_{SS}(ms) \times I_{SS}(\mu A)}{V_{REF}(V)}$$

(15)

where

- C<sub>SS</sub> = Soft-start capacitor value
- I<sub>SS</sub> = Soft-start charging current (3 μA)
- t<sub>SS</sub> = Desired soft-start time

For the desired soft-start time of 5 ms and soft-start charging current of 3.0  $\mu$ A, Equation 15 yields a soft-start capacitor value of 20 nF, a standard 22 nF ceramic capacitor is used.


LMR14050-Q1

ZHCSF39A-NOVEMBER 2015-REVISED FEBRUARY 2016

www.ti.com.cn

# 8.2.3 Application Curves

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 300 kHz, L = 6.5 µH,  $C_{OUT}$  = 47 µF x 4,  $T_A$  = 25°C






### LMR14050-Q1 ZHCSF39A – NOVEMBER 2015 – REVISED FEBRUARY 2016

#### www.ti.com.cn

Unless otherwise specified the following conditions apply:  $V_{IN}$  = 12 V,  $f_{SW}$  = 300 kHz, L = 6.5 µH,  $C_{OUT}$  = 47 µF x 4,  $T_A$  = 25°C





# 9 Power Supply Recommendations

The LMR14050-Q1 is designed to operate from an input voltage supply range between 4 V and 40 V. This input supply should be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the LMR14050-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the LMR14050-Q1, additional bulk capacitance may be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47  $\mu$ F or 100  $\mu$ F electrolytic capacitor is a typical choice .

# 10 Layout

# **10.1 Layout Guidelines**

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. The feedback network, resistor R<sub>FBT</sub> and R<sub>FBB</sub>, should be kept close to the FB pin. V<sub>OUT</sub> sense path away from noisy nodes and preferably through a layer on the other side of a shielding layer .
- 2. The input bypass capacitor  $C_{IN}$  must be placed as close as possible to the VIN pin and ground. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the GND pin and PAD.
- 3. The inductor L should be placed close to the SW pin to reduce magnetic and electrostatic noise.
- 4. The output capacitor, C<sub>OUT</sub> should be placed close to the junction of L and the diode D. The L, D, and C<sub>OUT</sub> trace should be as short as possible to reduce conducted and radiated noise and increase overall efficiency.
- 5. The ground connection for the diode,  $C_{IN}$ , and  $C_{OUT}$  should be as small as possible and tied to the system ground plane in only one spot (preferably at the  $C_{OUT}$  ground point) to minimize conducted noise in the system ground plane
- 6. For more detail on switching power supply layout considerations see SNVA021 Application Note AN-1149



# 10.2 Layout Example




Figure 31. Layout

TEXAS INSTRUMENTS

www.ti.com.cn

# 11 器件和文档支持

# 11.1 器件支持

# 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 文档支持

11.2.1 相关文档

相关文档如下:

• AN-1149《开关电源布局指南》(文献编号: SNVA021)。

# 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

- TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- **Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.



# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

**EXAS** NSTRUMENTS

www.ti.com.cn

# **MECHANICAL DATA**

PowerPAD<sup>™</sup> PLASTIC SMALL-OUTLINE DDA (R-PDSO-G8)  $\frac{0,51}{0,31}$ **⊕** 0,25∭ 1,27 -> 8 5 0,20 NOM THERMAL PAD 4,00 6,20 E AND SHAPE SHOWN SEPARATE SHEET 3,80 5,80 Gage Plane **1**<u>0,25</u> 1 4 5,00 0°-8 1,27 4,80 0,40 1,70 MAX Seating Plane □ 0,10 0,15 0,00 4202561/F 12/11 NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- This drawing is subject to change without notice. Β.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
   F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.





# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMR14050QDPRRQ1	ACTIVE	WSON	DPR	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMR 14050Q	Samples
LMR14050QDPRTQ1	ACTIVE	WSON	DPR	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMR 14050Q	Samples
LMR14050SQDDAQ1	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14050Q	Samples
LMR14050SQDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	14050Q	Samples
LMR14050SQDPRRQ1	ACTIVE	WSON	DPR	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMR 1405SQ	Samples
LMR14050SQDPRTQ1	ACTIVE	WSON	DPR	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LMR 1405SQ	Samples
LMR14050SSQDDAQ1	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1405SQ	Samples
LMR14050SSQDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1405SQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

6-Feb-2021

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal	t.				0							
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR14050QDPRRQ1	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LMR14050QDPRTQ1	WSON	DPR	10	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LMR14050SQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LMR14050SQDPRRQ1	WSON	DPR	10	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LMR14050SQDPRTQ1	WSON	DPR	10	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
LMR14050SSQDDARQ1	SO PowerPAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

20-Apr-2023



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR14050QDPRRQ1	WSON	DPR	10	3000	346.0	346.0	33.0
LMR14050QDPRTQ1	WSON	DPR	10	250	210.0	185.0	35.0
LMR14050SQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0
LMR14050SQDPRRQ1	WSON	DPR	10	3000	346.0	346.0	33.0
LMR14050SQDPRTQ1	WSON	DPR	10	250	210.0	185.0	35.0
LMR14050SSQDDARQ1	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0

# TEXAS INSTRUMENTS

www.ti.com

20-Apr-2023

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
LMR14050SQDDAQ1	DDA	HSOIC	8	75	517	7.87	635	4.25
LMR14050SSQDDAQ1	DDA	HSOIC	8	75	517	7.87	635	4.25


# **DPR0010A**



# **PACKAGE OUTLINE**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **DPR0010A**

# **EXAMPLE BOARD LAYOUT**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# **DPR0010A**

# **EXAMPLE STENCIL DESIGN**

# WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <htp://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



# DDA (R-PDSO-G8)

# PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE

# THERMAL INFORMATION

This PowerPAD<sup> $\mathbb{N}$ </sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



# DDA (R-PDSO-G8)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD is a trademark of Texas Instruments.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司