

采用 SOT-23 和 WSON 封装的 LMR10510 5.5V 输入电压、1A 降压稳压器

1 特性

- 输入电压范围：3V 至 5.5V
- 输出电压范围：0.6V 至 4.5V
- 输出电流高达 1A
- 1.6MHz (LMR10510X) 和 3MHz (LMR10510Y) 开关频率
- 低关断 I_Q ：30nA 典型值
- 内部软启动
- 内部补偿
- 电流模式 PWM 操作
- 热关断
- SOT-23 (2.92 × 2.84 × 1mm) 和 WSON (3 × 3 × 0.8mm) 封装
- 微型整体解决方案降低了系统成本
- 使用 LMR10510 并借助 [WEBENCH® 电源设计器](#) 创建定制设计方案

2 应用

- 从 3.3V 和 5V 电源轨到负载点的转换
- 空间受限型 应用
- 电池供电类设备
- 工业分布式电源 应用
- 功率计
- 便携式手持仪器

3 说明


LMR10510 稳压器是一款采用 5 引脚 SOT-23 和 6 引脚 WSON 封装的单片、高频 PWM 降压直流/直流转换器。它提供所有有效功能，从而在尽可能最小的 PCB 区域内提供具有快速瞬态响应和精确调节功能的本地直流/直流转换。LMR10510 具有内部补偿功能，因此易于使用且只需要少量外部组件。该器件能够通过采用内部 130mΩ PMOS 开关来驱动 1A 负载，从而实现最佳的功率密度。世界一流的控制电路可实现低至 30ns 的导通时间，从而在整个 3V 至 5.5V 输入电压工作范围内支持低至 0.6V 的最小输出电压的出色高频转换。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
LMR10510	SOT-23 (5)	2.90mm × 1.60mm
	WSON (6)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请参阅产品说明书末尾的可订购产品附录。

简化应用



目录

1	特性	1	9	Application and Implementation	12
2	应用	1	9.1	Application Information.....	12
3	说明	1	9.2	Typical Application	12
4	修订历史记录	2	10	Layout	20
5	说明（续）	3	10.1	Layout Guidelines	20
6	Pin Configuration and Functions	3	10.2	Layout Example	20
7	Specifications	4	10.3	Thermal Definitions	20
7.1	Absolute Maximum Ratings	4	10.4	WSON Package.....	22
7.2	Recommended Operating Ratings.....	4	11	器件和文档支持	23
7.3	Electrical Characteristics.....	5	11.1	器件支持	23
7.4	Typical Performance Characteristics	6	11.2	接收文档更新通知	23
8	Detailed Description	9	11.3	社区资源	23
8.1	Overview	9	11.4	商标	23
8.2	Functional Block Diagram	10	11.5	静电放电警告	23
8.3	Feature Description.....	11	11.6	Glossary	23
			12	机械、封装和可订购信息	24

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。



Changes from Revision B (April 2013) to Revision C	Page
• 仅有编辑更改：添加了 WEBENCH 链接和参考设计的顶部导航图标	1

Changes from Revision A (April 2013) to Revision B	Page
• 已更改 将美国国家半导体数据表的布局更改为 TI 格式	1

5 说明（续）

LMR10510 是一款可提供 1A 负载电流的恒定频率 PWM 降压稳压器 IC。稳压器的预设开关频率为 1.6MHz 或 3MHz。这种高频率使 LMR10510 能够与小型表面贴装电容器和电感器一起运行，从而最大限度减小直流/直流转换器所需的电路板空间。尽管工作频率很高，但仍可以轻松实现高达 93% 的效率。包括外部关断功能，该功能具有 30nA 的超低待机电流。LMR10510 利用电流模式控制和内部补偿在各种运行条件下提供高性能调节。其他功能包括用于减小浪涌电流的内部软启动电路、逐脉冲电流限制、热关断和输出过压保护。

6 Pin Configuration and Functions



Pin Description: 5-Pin SOT-23

PIN		DESCRIPTION
NO.	NAME	
1	SW	Switch node. Connect to the inductor and catch diode.
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.
3	FB	Feedback pin. Connect to external resistor divider to set output voltage.
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VIN + 0.3V.
5	VIN	Input supply voltage.

Pin Descriptions 6-Pin WSON

PIN		DESCRIPTION
NO.	NAME	
1	FB	Feedback pin. Connect to external resistor divider to set output voltage.
2	GND	Signal and power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin.
3	SW	Switch node. Connect to the inductor and catch diode.
4	VIND	Power Input supply.
5	VINA	Control circuitry supply voltage. Connect VINA to VIND on PC board.
6	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than VINA + 0.3V.
DAP	Die Attach Pad	Connect to system ground for low thermal impedance, but it cannot be used as a primary GND connection.

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

VIN	-0.5V to 7V
FB Voltage	-0.5V to 3V
EN Voltage	-0.5V to 7V
SW Voltage	-0.5V to 7V
ESD Susceptibility	2kV
Junction Temperature ⁽³⁾	150°C
Storage Temperature	-65°C to +150°C
For soldering specifications: http://www.ti.com/lit/SNOA549C	

- (1) Absolute maximum ratings indicate limits beyond which damage to the device may occur. Operating Range indicates conditions for which the device is intended to be functional, but does not ensure specific performance limits. For specific specifications and test conditions, see [Electrical Characteristics](#)
- (2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Thermal shutdown will occur if the junction temperature exceeds the maximum junction temperature of the device.

7.2 Recommended Operating Ratings

VIN	3V to 5.5V
Junction Temperature	-40°C to +125°C

7.3 Electrical Characteristics

$V_{IN} = 5\text{ V}$ unless otherwise indicated under the **Conditions** column. Limits in standard type are for $T_J = 25^\circ\text{C}$ only; limits in **boldface type** apply over the junction temperature (T_J) range of -40°C to $+125^\circ\text{C}$. Minimum and Maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^\circ\text{C}$, and are provided for reference purposes only.⁽¹⁾⁽²⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{FB}	Feedback Voltage		0.588	0.600	0.612	V
$\Delta V_{FB}/V_{IN}$	Feedback Voltage Line Regulation	$V_{IN} = 3\text{V to }5\text{V}$		0.02		%/V
I_B	Feedback Input Bias Current			0.1	100	nA
UVLO	Undervoltage Lockout	V_{IN} Rising		2.73	2.90	V
		V_{IN} Falling	1.85	2.3		
	UVLO Hysteresis			0.43		V
F_{SW}	Switching Frequency	LMR10510-X	1.2	1.6	1.95	MHz
		LMR10510-Y	2.25	3.0	3.75	
D_{MAX}	Maximum Duty Cycle	LMR10510-X	86	94		%
		LMR10510-Y	82	90		
D_{MIN}	Minimum Duty Cycle	LMR10510-X		5		%
		LMR10510-Y		7		
$R_{DS(ON)}$	Switch On Resistance	WSO Package		150		m Ω
		SOT-23 Package		130	195	
I_{CL}	Switch Current Limit	$V_{IN} = 3.3\text{V}$	1.2	1.75		A
V_{EN_TH}	Shutdown Threshold Voltage				0.4	V
	Enable Threshold Voltage		1.8			
I_{SW}	Switch Leakage			100		nA
I_{EN}	Enable Pin Current	Sink/Source		100		nA
I_Q	Quiescent Current (switching)	LMR10510X $V_{FB} = 0.55$		3.3	5	mA
		LMR10510Y $V_{FB} = 0.55$		4.3	6.5	
	Quiescent Current (shutdown)	All Options $V_{EN} = 0\text{V}$		30		nA
θ_{JA}	Junction to Ambient 0 LFPM Air Flow ⁽³⁾	WSO Package		80		$^\circ\text{C/W}$
		SOT-23 Package		118		
θ_{JC}	Junction to Case	WSO Package		18		$^\circ\text{C/W}$
		SOT-23 Package		80		
T_{SD}	Thermal Shutdown Temperature			165		$^\circ\text{C}$

(1) Min and Max limits are 100% production tested at 25°C . Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

(3) Applies for packages soldered directly onto a $3" \times 3"$ PC board with 2-oz. copper on 4 layers in still air.

7.4 Typical Performance Characteristics

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in Figure 15. $T_J = 25^\circ\text{C}$, unless otherwise specified.




Figure 1. H vs Load "X"




Figure 2. H vs Load "Y"




Figure 3. H vs Load "X And Y"




Figure 4. Oscillator Frequency vs Temperature - "X"




Figure 5. Oscillator Frequency vs Temperature - "Y"




Figure 6. Current Limit vs Temperature

Typical Performance Characteristics (continued)

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in [Figure 15](#). $T_J = 25^\circ\text{C}$, unless otherwise specified.




Figure 7. $R_{DS(on)}$ vs Temperature (WSN Package)




Figure 8. $R_{DS(on)}$ vs Temperature (Sot-23 Package)




Figure 9. LMR10510X I_Q (Quiescent Current)




Figure 10. LMR10510Y I_Q (Quiescent Current)




Figure 11. V_{FB} vs Temperature




Figure 12. Gain vs Frequency

Typical Performance Characteristics (continued)

Unless stated otherwise, all curves taken at $V_{IN} = 5\text{ V}$ with configuration in typical application circuit shown in [Figure 15](#). $T_J = 25^\circ\text{C}$, unless otherwise specified.




Figure 13. Phase Plot vs Frequency

8 Detailed Description

8.1 Overview

The following operating description of the LMR10510 refers to [Functional Block Diagram](#) and to the waveforms in [Figure 14](#). The LMR10510 supplies a regulated output voltage by switching the internal PMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal PMOS control switch. During this on-time, the SW pin voltage (V_{SW}) swings up to approximately V_{IN} , and the inductor current (I_L) increases with a linear slope. I_L is measured by the current sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and V_{REF} . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through the Schottky catch diode, which forces the SW pin to swing below ground by the forward voltage (V_D) of the Schottky catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.





Figure 14. Typical Waveforms

LMR10510

ZHCSA20C – OCTOBER 2011 – REVISED JUNE 2019

www.ti.com.cn

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Soft Start

This function forces V_{OUT} to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0V to its nominal value of 0.6 V in approximately 600 μ s. This forces the regulator output to ramp up in a controlled fashion, which helps reduce inrush current.

8.3.2 Output Overvoltage Protection

The overvoltage comparator compares the FB pin voltage to a voltage that is 15% higher than the internal reference V_{REF} . Once the FB pin voltage goes 15% above the internal reference, the internal PMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

8.3.3 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the LMR10510 from operating until the input voltage exceeds 2.73 V (typical). The UVLO threshold has approximately 430 mV of hysteresis, so the device operates until V_{IN} drops below 2.3 V (typical). Hysteresis prevents the part from turning off during power up if V_{IN} is non-monotonic.

8.3.4 Current Limit

The LMR10510 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.75A (typical), and turns off the switch until the next switching cycle begins.

8.3.5 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LMR10510 is internally compensated, so it is simple to use and requires few external components. The regulator has a preset switching frequency of 1.6 MHz or 3 MHz. This high frequency allows the LMR10510 to operate with small surface mount capacitors and inductors, resulting in a DC/DC converter that requires a minimum amount of board space

9.2 Typical Application




Figure 15. Typical Application Schematic

9.2.1 Detailed Design Procedure

9.2.1.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the LMR10510 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

Typical Application (continued)

9.2.1.2 Inductor Selection

The duty cycle (D) can be approximated quickly using the ratio of output voltage (V_O) to input voltage (V_{IN}):

$$D = \frac{V_{OUT}}{V_{IN}}$$

The catch diode (D1) forward voltage drop and the voltage drop across the internal PMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} can be approximated by:

$$V_{SW} = I_{OUT} \times R_{DS(on)}$$

The diode forward drop (V_D) can range from 0.3 V to 0.7 V depending on the quality of the diode. The lower the V_D , the higher the operating efficiency of the converter. The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current.

One must ensure that the minimum current limit (1.2 A) is not exceeded, so the peak current in the inductor must be calculated. The peak current (I_{LPK}) in the inductor is calculated by:

$$I_{LPK} = I_{OUT} + \Delta i_L$$




Figure 16. Inductor Current

$$\frac{V_{IN} - V_{OUT}}{L} = \frac{2\Delta i_L}{DT_S}$$

In general,

$$\Delta i_L = 0.1 \times (I_{OUT}) \rightarrow 0.2 \times (I_{OUT})$$

If $\Delta i_L = 20\%$ of 1 A, the peak current in the inductor will be 1.2 A. The minimum specified current limit over all operating conditions is 1.2 A. One can either reduce Δi_L , or make the engineering judgment that zero margin will be safe enough. The typical current limit is 1.75 A.

The LMR10510 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the [Output Capacitor](#) section for more details on calculating output voltage ripple. Now that the ripple current is determined, the inductance is calculated by:

$$L = \left(\frac{DT_S}{2\Delta i_L} \right) \times (V_{IN} - V_{OUT})$$

where

$$T_S = \frac{1}{f_S}$$

Typical Application (continued)

When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 1 A and the peak current is 1.25 A, then the inductor should be specified with a saturation current limit of > 1.25A. There is no need to specify the saturation or peak current of the inductor at the 1.75 A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR10510, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite-based inductors is huge. Lastly, inductors with lower series resistance (R_{DCR}) will provide better operating efficiency. For recommended inductors see examples in [Other System Examples](#).

9.2.1.3 Input Capacitor

An input capacitor is necessary to ensure that V_{IN} does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 22 μ F. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating (I_{RMS-IN}) must be greater than:

$$I_{RMS-IN} = \sqrt{D \left[I_{OUT}^2 (1-D) + \frac{\Delta I^2}{3} \right]}$$

Neglecting inductor ripple simplifies the above equation to:

$$I_{RMS-IN} = I_{OUT} \times \sqrt{D(1-D)}$$

It can be shown from the above equation that maximum RMS capacitor current occurs when $D = 0.5$. Always calculate the RMS at the point where the duty cycle D is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR10510, leaded capacitors may have an ESL so large that the resulting impedance ($2\pi fL$) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended.

Sanyo POSCAP, Tantalum or Niobium, Panasonic SP, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R type capacitors due to their tolerance and temperature characteristics. Consult capacitor manufacturer datasheets to see how rated capacitance varies over operating conditions.

9.2.1.4 Output Capacitor

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_{OUT} = \Delta I_L \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}} \right)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR10510, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum of 22 μ F of output capacitance. Capacitance often, but not always, can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R types.

Typical Application (continued)

9.2.1.5 Catch Diode

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_{OUT} \times (1-D)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency, choose a Schottky diode with a low forward voltage drop.

9.2.1.6 Output Voltage

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between V_O and the FB pin. A good value for R2 is 10 kΩ. When designing a unity gain converter (V_O = 0.6V), R1 must be between 0 Ω and 100 Ω, and R2 must be equal or greater than 10 kΩ.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2$$

$$V_{REF} = 0.60V$$

9.2.1.7 Calculating Efficiency, and Junction Temperature

The complete LMR10510 DC/DC converter efficiency can be calculated in the following manner.

$$\eta = \frac{P_{OUT}}{P_{IN}}$$

Or

$$\eta = \frac{P_{OUT}}{P_{OUT} + P_{LOSS}}$$

Calculations for determining the most significant power losses are shown below. Other losses totaling less than 2% are not discussed.

Power loss (P_{LOSS}) is the sum of two basic types of losses in the converter: switching and conduction. Conduction losses usually dominate at higher output loads, whereas switching losses remain relatively fixed and dominate at lower output loads. The first step in determining the losses is to calculate the duty cycle (D):

$$D = \frac{V_{OUT} + V_D}{V_{IN} + V_D - V_{SW}}$$

V_{SW} is the voltage drop across the internal PFET when it is on, and is equal to:

$$V_{SW} = I_{OUT} \times R_{DS(on)}$$

V_D is the forward voltage drop across the Schottky catch diode. It can be obtained from the diode manufactures Electrical Characteristics section. If the voltage drop across the inductor (V_{DCR}) is accounted for, the equation becomes:

$$D = \frac{V_{OUT} + V_D + V_{DCR}}{V_{IN} + V_D + V_{DCR} - V_{SW}}$$

The conduction losses in the free-wheeling Schottky diode are calculated as follows:

$$P_{DIODE} = V_D \times I_{OUT} \times (1-D)$$

Often this is the single most significant power loss in the circuit. Take care to choose a Schottky diode that has a low forward-voltage drop.

Another significant external power loss is the conduction loss in the output inductor. The equation can be simplified to:

$$P_{IND} = I_{OUT}^2 \times R_{DCR}$$

Typical Application (continued)

The LMR10510 conduction loss is mainly associated with the internal PFET:

$$P_{COND} = (I_{OUT}^2 \times D) \left(1 + \frac{1}{3} \times \left(\frac{\Delta i_L}{I_{OUT}} \right)^2 \right) R_{DS(ON)}$$

If the inductor ripple current is fairly small, the conduction losses can be simplified to:

$$P_{COND} = I_{OUT}^2 \times R_{DS(ON)} \times D$$

Switching losses are also associated with the internal PFET. They occur during the switch on and off transition periods, where voltages and currents overlap resulting in power loss. The simplest means to determine this loss is to empirically measuring the rise and fall times (10% to 90%) of the switch at the switch node.

Switching Power Loss is calculated as follows:

$$P_{SWR} = 1/2(V_{IN} \times I_{OUT} \times F_{SW} \times T_{RISE})$$

$$P_{SWF} = 1/2(V_{IN} \times I_{OUT} \times F_{SW} \times T_{FALL})$$

$$P_{SW} = P_{SWR} + P_{SWF}$$

Another loss is the power required for operation of the internal circuitry:

$$P_Q = I_Q \times V_{IN}$$

I_Q is the quiescent operating current, and is typically around 3.3mA for the 1.6MHz frequency option.

Typical Application power losses are:

Table 1. Power Loss Tabulation

V_{IN}	5 V		
V_{OUT}	3.3 V	P_{OUT}	3.3 W
I_{OUT}	1 A		
V_D	0.45 V	P_{DIODE}	150 mW
F_{SW}	1.6 MHz		
I_Q	3.3 mA	P_Q	17 mW
T_{RISE}	4 ns	P_{SWR}	16 mW
T_{FALL}	4 ns	P_{SWF}	16 mW
$R_{DS(ON)}$	150 mΩ	P_{COND}	100 mW
IND_{DCR}	70 mΩ	P_{IND}	70 mW
D	0.667	P_{LOSS}	369 mW
η	88%	$P_{INTERNAL}$	149 mW

$$\Sigma P_{COND} + P_{SW} + P_{DIODE} + P_{IND} + P_Q = P_{LOSS}$$

$$\Sigma P_{COND} + P_{SWF} + P_{SWR} + P_Q = P_{INTERNAL}$$

$$P_{INTERNAL} = 149 \text{ mW}$$

9.2.2 Application Curves




Figure 17. Line Regulation




Figure 18. Load Regulation




Figure 19. Load Regulation




Figure 20. Load Regulation

LMR10510

ZHCSA20C – OCTOBER 2011 – REVISED JUNE 2019

www.ti.com.cn

9.2.3 Other System Examples

9.2.3.1 LMR10510x Design Example 1




Figure 21. LMR10510X (1.6 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$ at 1 A

9.2.3.2 Lmr10510X Design Example 2




Figure 22. LMR10510X (1.6 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$ at 1 A

9.2.3.3 LMR10510Y Design Example 3




Figure 23. LMR10510Y (3 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$ at 1 A

9.2.3.4 LMR10510Y Design Example 4




Figure 24. LMR10510Y (3 MHz): $V_{IN} = 5\text{ V}$, $V_{OUT} = 1.2\text{ V}$ at 1 A

10 Layout

10.1 Layout Guidelines

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration is the close coupling of the GND connections of the input capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the output capacitor, which should be near the GND connections of CIN and D1. There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island. The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. Place the feedback resistors as close as possible to the IC, with the GND of R1 placed as close as possible to the GND of the IC. The V_{OUT} trace to R2 should be routed away from the inductor and any other traces that are switching. High AC currents flow through the V_{IN} , SW and V_{OUT} traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor. Place the remaining components as close as possible to the IC. See *Application Note AN-1229* for further considerations and the LMR10510 demo board as an example of a good layout.

10.2 Layout Example




Figure 25. 6-Lead WSON PCB Dog Bone Layout

10.3 Thermal Definitions

T_J = Chip junction temperature

T_A = Ambient temperature

$R_{\theta JC}$ = Thermal resistance from chip junction to device case

$R_{\theta JA}$ = Thermal resistance from chip junction to ambient air

Heat in the LMR10510 due to internal power dissipation is removed through conduction and/or convection.

Conduction: Heat transfer occurs through cross sectional areas of material. Depending on the material, the transfer of heat can be considered to have poor to good thermal conductivity properties (insulator vs. conductor).

Heat Transfer goes as:

Silicon → package → lead frame → PCB

Convection: Heat transfer is by means of airflow. This could be from a fan or natural convection. Natural convection occurs when air currents rise from the hot device to cooler air.

Thermal impedance is defined as:

$$R_{\theta} = \frac{\Delta T}{\text{Power}}$$

Thermal impedance from the silicon junction to the ambient air is defined as:

Thermal Definitions (continued)

$$R_{\theta JA} = \frac{T_J - T_A}{\text{Power}}$$

The PCB size, weight of copper used to route traces and ground plane, and number of layers within the PCB can greatly effect $R_{\theta JA}$. The type and number of thermal vias can also make a large difference in the thermal impedance. Thermal vias are necessary in most applications. They conduct heat from the surface of the PCB to the ground plane. Four to six thermal vias should be placed under the exposed pad to the ground plane if the WSON package is used.

Thermal impedance also depends on the thermal properties of the application operating conditions (V_{in} , V_o , I_o etc), and the surrounding circuitry.

Silicon Junction Temperature Determination Method 1:

To accurately measure the silicon temperature for a given application, two methods can be used. The first method requires the user to know the thermal impedance of the silicon junction to case temperature.

$R_{\theta JC}$ is approximately 18°C/Watt for the 6-pin WSON package with the exposed pad. Knowing the internal dissipation from the efficiency calculation given previously, and the case temperature, which can be empirically measured on the bench we have:

$$R_{\theta JC} = \frac{T_J - T_C}{\text{Power}}$$

where T_C is the temperature of the exposed pad and can be measured on the bottom side of the PCB.

Therefore:

$$T_J = (R_{\theta JC} \times P_{\text{LOSS}}) + T_C$$

From the previous example:

$$T_J = (R_{\theta JC} \times P_{\text{INTERNAL}}) + T_C$$

$$T_J = 18^\circ\text{C/W} \times 0.149\text{W} + T_C$$

The second method can give a very accurate silicon junction temperature.

The first step is to determine $R_{\theta JA}$ of the application. The LMR10510 has over-temperature protection circuitry. When the silicon temperature reaches 165°C, the device stops switching. The protection circuitry has a hysteresis of about 15°C. Once the silicon temperature has decreased to approximately 150°C, the device will start to switch again. Knowing this, the $R_{\theta JA}$ for any application can be characterized during the early stages of the design one may calculate the $R_{\theta JA}$ by placing the PCB circuit into a thermal chamber. Raise the ambient temperature in the given working application until the circuit enters thermal shutdown. If the SW-pin is monitored, it will be obvious when the internal PFET stops switching, indicating a junction temperature of 165°C. Knowing the internal power dissipation from the above methods, the junction temperature, and the ambient temperature $R_{\theta JA}$ can be determined.

$$R_{\theta JA} = \frac{165^\circ - T_a}{P_{\text{INTERNAL}}}$$

Once this is determined, the maximum ambient temperature allowed for a desired junction temperature can be found.

An example of calculating $R_{\theta JA}$ for an application using the LMR10510 is shown below.

A sample PCB is placed in an oven with no forced airflow. The ambient temperature was raised to 147°C, and at that temperature, the device went into thermal shutdown.

From the previous example:

$$P_{\text{INTERNAL}} = 149 \text{ mW}$$

Thermal Definitions (continued)

$$R_{\theta JA} = \frac{165^{\circ}\text{C} - 147^{\circ}\text{C}}{149 \text{ mW}} = 121^{\circ}\text{C/W}$$

Since the junction temperature must be kept below 125°C, then the maximum ambient temperature can be calculated as:

$$T_J - (R_{\theta JA} \times P_{\text{LOSS}}) = T_A$$

$$125^{\circ}\text{C} - (121^{\circ}\text{C/W} \times 149 \text{ mW}) = 107^{\circ}\text{C}$$

10.4 WSON Package




Figure 26. Internal WSON Connection

For certain high power applications, the PCB land may be modified to a "dog bone" shape (see [Figure 25](#)). By increasing the size of ground plane, and adding thermal vias, the $R_{\theta JA}$ for the application can be reduced.

11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 使用 **WEBENCH®** 工具创建定制设计

单击[此处](#)，使用 LMR10510 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 首先输入输入电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化该设计的关键参数，如效率、尺寸和成本。
3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com.cn/WEBENCH。

11.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的[通知我](#)进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMR10510XMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510XMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510XMF/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH7B	Samples
LMR10510YMF/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YMF/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	SH9B	Samples
LMR10510YSD/NOPB	ACTIVE	WSO	NGG	6	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples
LMR10510YSDE/NOPB	ACTIVE	WSO	NGG	6	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples
LMR10510YSDX/NOPB	ACTIVE	WSO	NGG	6	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L268B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR10510XMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510XMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510XMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMF/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR10510YSD/NOPB	WSO	NGG	6	1000	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10510YSDE/NOPB	WSO	NGG	6	250	178.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
LMR10510YSDX/NOPB	WSO	NGG	6	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR10510XMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMR10510XMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LMR10510XMF/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMR10510YMF/NOPB	SOT-23	DBV	5	1000	208.0	191.0	35.0
LMR10510YMFE/NOPB	SOT-23	DBV	5	250	208.0	191.0	35.0
LMR10510YMF/NOPB	SOT-23	DBV	5	3000	208.0	191.0	35.0
LMR10510YSD/NOPB	WSON	NGG	6	1000	208.0	191.0	35.0
LMR10510YSDE/NOPB	WSON	NGG	6	250	208.0	191.0	35.0
LMR10510YSDX/NOPB	WSON	NGG	6	4500	356.0	356.0	35.0



SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/J 02/2024


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X



4214839/J 02/2024

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



RECOMMENDED LAND PATTERN



DIMENSIONS ARE IN MILLIMETERS
DIMENSION IN () FOR REFERENCE ONLY



SDE06A (Rev A)

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司