







LMK1D2102, LMK1D2104

ZHCSOY4B - SEPTEMBER 2021 - REVISED JUNE 2023

# LMK1D210x 低附加抖动 LVDS 缓冲器

## 1 特性

- 高性能 LVDS 时钟缓冲器系列: 高达 2GHz
  - 双路 1:2 差分缓冲器
  - 双路 1:4 差分缓冲器
- 电源电压: 1.71V 至 3.465V
- 失效防护输入操作
- 低附加抖动: 156.25MHz 下时最大 RMS 抖动小于 60fs (12kHz 至 20MHz)
  - 超低相位本底噪声:-164dBc/Hz(典型值)
- 传播延迟极低, < 575ps (最大值)
- 输出偏移: 20ps (最大值)
- 通用输入接受 LVDS、LVPECL、LVCMOS、HCSL 和 CML 信号电平。
- LVDS 基准电压, V<sub>AC REF</sub>, 适用于容性耦合输入
- 工业温度范围: -40°C 至 105°C
- 封装采用
  - LMK1D2102:3mm x 3mm 16 引脚 VQFN - LMK1D2104:5mm x 5mm, 28 引脚 VQFN

## 2 应用

- 电信及网络
- 医疗成像
- 测试和测量
- 无线基础设施
- 专业音频、视频和标牌

# 3 说明

LMK1D210x 时钟缓冲器将两个时钟输入(INO 和 IN1)分配给总共多达 8 对差分 LVDS 时钟输出 (OUTO、OUT7),通过超小偏斜实现时钟分配每个 缓冲器块由一个输入和最多 4 个 LVDS 输出组成。输 LVDS \ LVPECL \ HCSL \ CML 入可以为 LVCMOS.

 $\mathsf{LMK1D210x}$  专为驱动  $\mathsf{50}\Omega$  传输线路而设计。在以单 端模式驱动输入的情况下,必须将图 9-6 中所示的适当 偏置电压施加到未使用的负输入引脚。


使用控制引脚 (EN) 可以启用或禁用输出组。如果此引 脚保持开路,则包含所有输出的两个缓冲器将被启用, 如果切换到逻辑"0",则两个组以及所有输出将被禁 用(静态逻辑"0"),如果切换到逻辑"1",则一 个组及其输出将被禁用,而另一个组及其输出将被启 用。该器件支持失效防护功能。该器件还整合了输入迟 滞,可防止在没有输入信号的情况下输出随机振荡。

该器件可在 1.8V、2.5V 或 3.3V 电源环境下工作,温 度范围是 -40℃至 105℃(环境温度)。下表中显示 了 LMK1D210x 封装类型:

#### 封装信息

器件型号	<b>封装</b> <sup>(1)</sup>	封装尺寸(标称值)				
LMK1D2102	VQFN (16)	3.00mm × 3.00mm				
LMK1D2104	VQFN (28)	5.00mm × 5.00mm				

- 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)
- (2) 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



应用示例



# **Table of Contents**

1 特性1	9.3 Feature Description	12
<b>2</b> 应用	9.4 Device Functional Modes	12
	10 Application and Implementation	15
4 Revision History2	10.1 Application Information	15
5 Device Comparison3	10.2 Typical Application	15
6 Pin Configuration and Functions4	10.3 Power Supply Recommendations	18
7 Specifications5	10.4 Layout	19
7.1 Absolute Maximum Ratings5	11 Device and Documentation Support	20
7.2 ESD Ratings5	11.1 Documentation Support	20
7.3 Recommended Operating Conditions5	11.2 接收文档更新通知	20
7.4 Thermal Information6	11.3 支持资源	20
7.5 Electrical Characteristics6	11.4 Trademarks	<mark>2</mark> 0
7.6 Typical Characteristics9	11.5 静电放电警告	20
8 Parameter Measurement Information10	11.6 术语表	20
9 Detailed Description12	12 Mechanical, Packaging, and Orderable	
9.1 Overview12	Information	20
9.2 Functional Block Diagram12		

# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (February 2022) to Revision B (June 2023)	Page
• 将 <i>器件信息</i> 表更改为 <i>封装信息</i>	
Added the Device Comparison table for the LMK1Dxxxx buffer device family	3
Moved the Power Supply Recommendations and Layout sections to the Application and Its section	
Changes from Revision * (September 2021) to Revision A (February 2022)	Page
Changes from Revision * (September 2021) to Revision A (February 2022)  • 向 <i>特性</i> 添加了失效防护输入要点	
	1
• 向特性添加了失效防护输入要点	1 4

English Data Sheet: SNAS822



# **5 Device Comparison**

# 表 5-1. Device Comparison

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	PACKAGE	BODY SIZE	
LMK1D2108	Dual 1:8	Global output enable and swing	350 mV	VQFN (48)	7.00 mm × 7.00 mm	
LIVIN 1D2 100	Dual 1.6	control through pin control	500 mV	VQFN (40)	7.00 11111 ^ 7.00 111111	
LMK1D2106	Dual 1:6	Global output enable and swing	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
LWIKTD2100	Dual 1.0	control through pin control	500 mV	VQ(N(40)	0.00 11111 ~ 0.00 11111	
LMK1D2104	Dual 1:4	Global output enable and swing	350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LIVIN 1D2 104	Dual 1.4	control through pin control	500 mV	VQFN (20)	5.00 11111 ^ 5.00 11111	
LMK1D2102	Dual 1:2	Global output enable and swing	350 mV	VOEN (46)	3.00 mm × 3.00 mm	
LIVIN 1D2 102	Dual 1.2	control through pin control	500 mV	- VQFN (16)	3.00 mm	
LMK1D1216	2:16	Global output enable control	350 mV	\/OFN (49)	7.00 mm × 7.00 mm	
LIVIK ID 1216	2.10	through pin control	500 mV	VQFN (48)	7.00 mm × 7.00 mm	
L MICADADAD	2:12	Global output enable control	350 mV	\(\OFN (40\)	6 00	
LMK1D1212	2:12	through pin control	500 mV	VQFN (40)	6.00 mm × 6.00 mm	
LMK1D1208P	2:8	Individual output enable control	350 mV	VQGN (40)	6.00 mm × 6.00 mm	
LIVIN 1D 1200P	2.0	through pin control	500 mV	VQGN (40)	0.00 111111 ^ 0.00 111111	
LMK1D1208I	2:8	Individual output enable control	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
LIVIN 1D 12001	2.0	through I <sup>2</sup> C	500 mV	VQ(N(40)	0.00 11111 ~ 0.00 11111	
LMK1D1208	2:8	Global output enable control through pin control	350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LMK1D1204P	2:4	Individual output enable control through pin control	350 mV	VQGN (28)	5.00 mm × 5.00 mm	
LMK1D1204	2:4	Global output enable control through pin control	350 mV	VQFN (16)	3.00 mm × 3.00 mm	



# **6 Pin Configuration and Functions**




图 6-1. LMK1D2102: RGT Package 16-Pin VQFN Top View




图 6-2. LMK1D2104: RHD Package 28-Pin VQFN Top View

表 6-1. Pin Functions

	PIN		TYPE(1)	DESCRIPTION
NAME	LMK1D2102	LMK1D2104	- ITPE	DESCRIPTION
DIFFERENTIAL/SINGLI	E-ENDED CLOCK	INPUT	_	
IN0_P, IN0_N	6, 7	9, 10	I	Primary: Differential input pair or single-ended input
				Secondary: Differential input pair or single-ended input.
IN1_P, IN1_N	3, 4	5, 6	I	Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
OUTPUT BANK CONTR	ROL		'	,
EN	2	4	I	Output bank enable/disable with an internal 500-k $\Omega$ pullup and 320-k $\Omega$ pulldown, selects input port; (See $\frac{1}{8}$ 9-1)
BIAS VOLTAGE OUTPU	JT		'	
V <sub>AC_REF0</sub> ,V <sub>AC_REF1</sub>	8	11, 7	0	Bias voltage output for capacitive coupled inputs. If used, TI recommends using a 0.1-µF capacitor to GND on this pin.
DIFFERENTIAL CLOCK	OUTPUT		1	
OUT0_P, OUT0_N	9, 10	12, 13	0	Differential LVDS output pair number 0
OUT1_P, OUT1_N	11, 12	16, 17	0	Differential LVDS output pair number 1
OUT2_P, OUT2_N	13, 14	18, 19	0	Differential LVDS output pair number 2
OUT3_P, OUT3_N	15, 16	20, 21	0	Differential LVDS output pair number 3
OUT4_P, OUT4_N		22, 23	0	Differential LVDS output pair number 4
OUT5_P, OUT5_N		24, 25	0	Differential LVDS output pair number 5
OUT6_P, OUT6_N		26, 27	0	Differential LVDS output pair number 6
OUT7_P, OUT7_N		2, 3	0	Differential LVDS output pair number 7
SUPPLY VOLTAGE			-	
$V_{DD}$	5	8, 15, 28	Р	Device Power Supply (1.8V or 2.5V or 3.3V)
GROUND				
GND	1	1, 14	G	Ground
DAP	DAP	DAP	G	Die Attach Pad. Connect to the PCB ground plane for heat dissipation.

(1) G = Ground, I = Input, O = Output, P = Power

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

	, , ,	MIN	MAX	UNIT
$V_{DD}$	Supply voltage	- 0.3	3.6	V
V <sub>IN</sub>	Input voltage	- 0.3	3.6	V
Vo	Output voltage	- 0.3	V <sub>DD</sub> + 0.3	V
I <sub>IN</sub>	Input current	- 20	20	mA
Io	Continuous output current	- 50	50	mA
TJ	Junction temperature		135	°C
T <sub>stg</sub>	Storage temperature <sup>(2)</sup>	- 65	150	°C

<sup>(1)</sup> Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins <sup>(1)</sup>	±3000	V
V(ESD)	Electiostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		3.3-V supply	3.135	3.3	3.465	
$V_{DD}$	Core supply voltage	2.5-V supply	2.375	2.5	2.625	V
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90% of $V_{DD}$ )	0.1		20	ms
T <sub>A</sub>	Operating free-air temperature		- 40		105	°C
TJ	Operating junction temperature		- 40		135	°C

English Data Sheet: SNAS822

<sup>(2)</sup> Device unpowered

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Thermal Information

		LMK1D2102	LMK1D2104	
	THERMAL METRIC (1)	VQFN	VQFN	UNIT
		16 PINS	28 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	48.7	38.9	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	56.4	32.1	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	23.6	18.7	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1.6	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.6	18.7	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	8.6	8.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

 $V_{DD}$  = 1.8 V ± 5 %,  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  105 $^{\circ}$ C. Typical values are at  $V_{DD}$  = 1.8 V, 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY CHARACTERISTICS				-	
IDD <sub>STAT</sub>	LMK1D2102	All-outputs enabled and unterminated, f = 0 Hz		50		mA
IDD <sub>STAT</sub>	LMK1D2104	All-outputs enabled and unterminated, f = 0 Hz		55		mA
IDD <sub>100M</sub>	LMK1D2102	All-outputs enabled, $R_L$ = 100 $\Omega$ , f =100 MHz		70	80	mA
IDD <sub>100M</sub>	LMK1D2104	All-outputs enabled, RL = 100 $\Omega$ , f =100 MHz		84	110	mA
OUTPUT BA	NK CONTROL (EN) INPUT CHARACTE	RISTICS (Applies to V <sub>DD</sub> = 1.8 V ± 5%	%, 2.5 V ± 5% a	nd 3.3 V	± 5%)	
Vd <sub>I3</sub>	3-state input	Open	0.	4 × V <sub>CC</sub>		V
V <sub>IH</sub>	Input high voltage	Minimum input voltage for a logical "1" state	0.7 × V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input low voltage	Maximum input voltage for a logical "0" state	- 0.3		0.3 × V <sub>CC</sub>	V
I <sub>IH</sub>	Input high current	$V_{DD}$ can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$			30	μΑ
I <sub>IL</sub>	Input low current	$V_{DD}$ can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$	- 30			μΑ
R <sub>pull-up(EN)</sub>	Input pullup resistor			500		kΩ
R <sub>pull-down(EN)</sub>	Input pulldown resistor			320		kΩ
SINGLE-EN	DED LVCMOS/LVTTL CLOCK INPUT (A	pplies to $V_{DD} = 1.8 \text{ V} \pm 5\%, 2.5 \text{ V} \pm 5\%$	% and 3.3 V ± 5	%)		
f <sub>IN</sub>	Input frequency	Clock input	DC		250	MHz
V <sub>IN_S-E</sub>	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I <sub>IH</sub>	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>IH</sub> = 3.465 V			50	μΑ
I <sub>IL</sub>	Input low current	V <sub>DD</sub> = 3.465 V, V <sub>IL</sub> = 0 V	- 30			μA
C <sub>IN_SE</sub>	Input capacitance	at 25°C		3.5		pF
DIFFERENT	IAL CLOCK INPUT (Applies to $V_{DD} = 1.8$	$8 \text{ V} \pm 5\%$ , 2.5 V ± 5% and 3.3 V ± 5%)				
f <sub>IN</sub>	Input frequency	Clock input			2	GHz

 $V_{DD}$  = 1.8 V ± 5 %,  $-40^{\circ}$ C  $\leq$   $T_{A}$   $\leq$  105 $^{\circ}$ C. Typical values are at  $V_{DD}$  = 1.8 V, 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
.,	Differential input voltage peak-to-peak	V <sub>ICM</sub> = 1 V (V <sub>DD</sub> = 1.8 V)	0.3		2.4	\/
$V_{IN,DIFF(p-p)}$	{2*(V <sub>INP</sub> -V <sub>INN</sub> )}	V <sub>ICM</sub> = 1.25 V (V <sub>DD</sub> = 2.5 V/3.3 V)	0.3		2.4	$V_{PP}$
V <sub>ICM</sub>	Input common mode voltage	V <sub>IN,DIFF(P-P)</sub> > 0.4 V (V <sub>DD</sub> = 1.8 V/2.5/3.3 V)	0.25		2.3	V
Ін	Input high current	V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 2.4 V, V <sub>INN</sub> = 1.2 V			30	μΑ
lıL	Input low current	V <sub>DD</sub> = 3.465 V, V <sub>INP</sub> = 0 V, V <sub>INN</sub> = 1.2 V	- 30			μΑ
C <sub>IN_S-E</sub>	Input capacitance (Single-ended)	at 25°C		3.5		pF
VDS DC O	JTPUT CHARACTERISTICS	<u> </u>			'	
VODI	Differential output voltage magnitude   V <sub>OUTP</sub> - V <sub>OUTN</sub>	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$	250	350	450	mV
ΔVOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, } R_{LOAD} = 100$	- 15		15	mV
.,	Steady-state common mode output	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega \text{ (V}_{DD} = 1.8 \text{ V)}$	1		1.2	V
V <sub>OC(SS)</sub>	voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega \text{ (V}_{DD} = 2.5 \text{ V/3.3 V)}$	1.1		1.375	V
$^{\Delta}$ VOC(SS)	Change in steady-state common mode output voltage. Per output, defined as the difference in VOC in logic hi/lo states.	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, } R_{LOAD} = 100$	- 15		15	mV
VDS AC OU	JTPUT CHARACTERISTICS					
$V_{ring}$	Output overshoot and undershoot	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, R}_{LOAD} = 100$ $\Omega$ , $f_{OUT} = 491.52 \text{ MHz}$	- 0.1		0.1	V <sub>OD</sub>
V <sub>OS</sub>	Output AC common mode	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, } R_{LOAD} = 100$		50	100	$mV_{pp}$
os	Short-circuit output current (differential)	V <sub>OUTP</sub> = V <sub>OUTN</sub>	- 12		12	mA
OS(cm)	Short-circuit output current (common-mode)	V <sub>OUTP</sub> = V <sub>OUTN</sub> = 0	- 24		24	mA
t <sub>PD</sub>	Propagation delay	$V_{\text{IN,DIFF(P-P)}} = 0.3 \text{ V, R}_{\text{LOAD}} = 100$ $\Omega$	0.3		0.575	ns
sk, o	Output skew	Skew between outputs with the same load conditions (4 and 8 channel) (3)			20	ps
SK, b	Output bank skew	Skew between the outputs within the same bank (2102/2104) (4)			15	ps
SK, PP	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			250	ps
SK, P	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (4)	- 20		20	ps
rJIT(ADD)	Random additive Jitter (rms)	$f_{\text{IN}}$ = 156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns, Integration range = 12 kHz $^-$ 20 MHz, with output load R <sub>LOAD</sub> = 100 $\Omega$		50	60	fs, RMS



 $V_{DD}$  = 1.8 V ± 5 %, -40°C  $\leq$  T<sub>A</sub>  $\leq$  105°C. Typical values are at  $V_{DD}$  = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		PN <sub>1kHz</sub>		- 143		
	Phase Noise for a carrier frequency of	PN <sub>10kHz</sub>		- 152		
Phase noise	156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output load	PN <sub>100kHz</sub>		- 157		dBc/Hz
	$R_{LOAD}$ = 100 $\Omega$	PN <sub>1MHz</sub>		- 160		
		PN <sub>floor</sub>		- 164		
MUX <sub>ISO</sub>	Mux Isolation	$f_{\rm IN}$ = 156.25 MHz. The difference in power level at $f_{\rm IN}$ when the selected clock is active and the unselected clock is static versus when the selected clock is inactive and the unselected clock is active.		80		dB
SPUR	Spurious suppression between dual banks	Differential inputs with F <sub>IN0</sub> = 491.52 MHz, F <sub>IN1</sub> = 61.44 MHz; Measured between neighboring outputs		- 60		dB
SPUR		Different inputs with F <sub>IN0</sub> = 491.52 MHz, F <sub>IN1</sub> = 15.36 MHz; Measured between neighboring outputs		- 70		αв
ODC	Output duty cycle	With 50% duty cycle input	45		55	%
t <sub>R</sub> /t <sub>F</sub>	Output rise and fall time	20% to 80% with $R_{LOAD}$ = 100 $\Omega$			300	ps
V <sub>AC_REF</sub>	Reference output voltage	VDD = 2.5 V, I <sub>LOAD</sub> = 100 μA	0.9	1.25	1.375	V
POWER SUF	PPLY NOISE REJECTION (PSNR) V <sub>DD</sub> = 2	2.5 V/ 3.3 V				
PSNR	Power Supply Noise Rejection (f <sub>carrier</sub> = 156.25 MHz)	10 kHz, 100 mVpp ripple injected on V <sub>DD</sub>		- 70		dBc
I OINIX		1 MHz, 100 mVpp ripple injected on V <sub>DD</sub>		- 50		ubc

<sup>(1)</sup> Measured between single-ended/differential input crossing point to the differential output crossing point.

English Data Sheet: SNAS822

<sup>(2)</sup> For the dual bank devices, the inputs are phase aligned and have 50% duty cycle.

<sup>(3)</sup> Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

# 7.6 Typical Characteristics

The 🖺 7-1 captures the variation of the LMK1D2104 current consumption with input frequency and supply voltage. The LMK1D2102 follows a similar trend. 🖺 7-2 shows the variation of the differential output voltage (VOD) swept across frequency. This result is applicable to LMK1D2102 as well.

It is important to note that 🗵 7-1 and 🖺 7-2 serve as a guidance to the users on what to expect for the range of operating frequency supported by LMK1D210x. It is crucial to note that these graphs were plotted for a limited number of frequencies and load conditions which may not represent the customer system.




图 7-1. LMK1D2104 Current Consumption vs. Frequency




图 7-2. LMK1D2104 VOD vs. Frequency



## **8 Parameter Measurement Information**




图 8-1. LVDS Output DC Configuration During Device Test




图 8-2. LVDS Output AC Configuration During Device Test




图 8-3. DC-Coupled LVCMOS Input During Device Test





图 8-4. Output Voltage and Rise/Fall Time



- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PHLn</sub> (n = 0, 1, 2, ...7)
- B. Part to part skew is calculated as the greater of the following: the difference between the fastest and the slowest t<sub>PLHn</sub> or the difference between the fastest and the slowest t<sub>PHLn</sub> across multiple devices (n = 0, 1, 2, ..7)

### 图 8-5. Output Skew and Part-to-Part Skew




图 8-6. Output Overshoot and Undershoot




图 8-7. Output AC Common Mode


# 9 Detailed Description

#### 9.1 Overview

The LMK1D210x LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two  $50^{\circ}\Omega$  lines is  $100^{\circ}\Omega$  between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D210x, AC-coupling must be used. If the LVDS receiver has internal  $100^{\circ}\Omega$  termination, external termination must be omitted.

#### 9.2 Functional Block Diagram



#### 9.3 Feature Description

The LMK1D210x is a low additive jitter LVDS fan-out buffer that can generate up to four copies of a single input which can be either LVPECL, LVDS, or LVCMOS on each of its banks. Since the device has two banks, this translates to a total of eight pairs of outputs (LMK1D2104). The reference clock frequencies can go up to 2 GHz.

Apart from providing a very low additive jitter and low output skew, the LMK1D210x has a control pin (EN), which controls the enabling/disabling of the output banks.

#### 9.3.1 Fail-Safe Inputs

The LMK1D210x family of devices is designed to support fail-safe input operation. This feature allows the user to drive the device inputs before VDD is applied without damaging the device. Refer to # 7.1 for more information on the maximum input supported by the device. The device also incorporates an input hysteresis that prevents random oscillation in absence of an input signal, allowing the input pins to be left open.

#### 9.4 Device Functional Modes

The output banks of the LMK1D210x can be selected through the control pin (see 表 9-1). Unused inputs and outputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D210x to provide greater system flexibility.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SNAS822

& 9-1. Output Control Table								
EN	CLOCK OUTPUTS							
0	All outputs disabled (static "0")							
1	OUT0, OUT1··· OUT[(N/2)-1] enabled and OUT[N/2]···OUT[-1] disabled. Example: LMK1D2102 (OUT0, OUT1 enabled, OUT2, OUT3 disabled							
Open	All outputs enabled							

表 9-1. Output Control Table

#### 9.4.1 LVDS Output Termination

TI recommends unused outputs to be terminated differentially with a 100- $\Omega$  resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode  $V_{OS}$ ) in the outputs being used.




图 9-1. Output DC Termination




图 9-2. Output AC Termination (With the Receiver Internally Biased)

## 9.4.2 Input Termination

The LMK1D210x inputs can be interfaced with LVDS, LVPECL, HCSL or LVCMOS drivers.

LVDS drivers can be connected to LMK1D210x inputs with DC- and AC-coupling as shown 

9-3 and 
9-4 (respectively).




图 9-3. LVDS Clock Driver Connected to LMK1D210x Input (DC-Coupled)






图 9-4. LVDS Clock Driver Connected to LMK1D210x Input (AC-Coupled)

§ 9-5 shows how to connect LVPECL inputs to the LMK1D210x. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6 V<sub>PP</sub>.




图 9-5. LVPECL Clock Driver Connected to LMK1D210x Input

§ 9-6 illustrates how to couple a LVCMOS clock input to the LMK1D210x directly.




图 9-6. 1.8-V/2.5-V/3.3-V LVCMOS Clock Driver Connected to LMK1D210x Input

Unused inputs can be left floating thus reducing the need for additional components.

# 10 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **10.1 Application Information**

The LMK1D210x is a low additive jitter universal to LVDS fan-out buffer with dual inputs which fan-out to dual outputs banks. Each input can fan-out to a maximum of four outputs (LMK1D2104). The small package, 1.8 V power supply operation, low output skew, and low additive jitter makes this device suitable for applications that require high performance clock distribution as well as for low power and space constraint applications.

### **10.2 Typical Application**




图 10-1. Fan-Out Buffer for ADC Device clock and SYSREF distribution

#### 10.2.1 Design Requirements

The LMK1D210x shown in 🖺 10-1 is configured to fan-out an ADC clock on the first output bank and SYSREF clock on the second output bank for a system utilizing the JESD204B/C ADC. The low output to output skew, very low additive jitter and superior spurious suppression between dual banks makes the LMK1D210x a simple, robust and low-cost solution for distributing various clocks to JESD204B/C AFE systems. The configuration example can drive up to 4 ADC clocks and 4 SYSREF clocks for a JESD204B/C receiver with the following properties:

- The ADC clock receiver module is typically AC coupled with an LVDS driver such as the LMK1D210x due to differences in common-mode between the driver and receiver. Depending on the receiver, there maybe an option for internal 100-Ω differential termination in which case an external termination would not be required for the LMK1D210x.
- The SYSREF clock receiver module is typically DC coupled provided the common-mode voltage of the LMK1D210x outputs match with the receiver. An external termination may not be needed in case of an internal termination in the receiver.
- Unused outputs of the LMK1D device are terminated differentially with a 100- $\Omega$  resistor for optimum performance.

#### 10.2.2 Detailed Design Procedure

See † 9.4.2 for proper input terminations, dependent on single-ended or differential inputs.

See # 9.4.1 for output termination schemes depending on the receiver application.

TI recommends unused outputs to be terminated differentially with a 100-  $\Omega$  resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode  $V_{OS}$ ) in the outputs being used.

In the application example described in the previous section [8] 10-1, the ADC clock and SYSREF clocks require different output interfacing schemes. Power supply filtering and bypassing is critical for low-noise applications.

In case of common-mode mismatch between the output voltage of the LMK1D210x and the receiver, one can use AC coupling to get around this, however, in certain applications, it might not be possible to AC couple the LMK1D210x outputs to the receiver due to the settling time associated with this AC coupling network (High-pass filter) which can result in non-deterministic behavior during the initial transients. For such applications, it becomes necessary to DC couple the outputs and thus requires a scheme which can overcome the inherent mismatch between the common-mode of the driver and receiver.

The application report *Interfacing LVDS Driver With a Sub-LVDS Receiver* discusses how to interface between a LVDS driver and sub-LVDS receiver. Same concept can be applied to interface the LMK1D210x outputs to a receiver which has lower common-mode.





图 10-2. Schematic for DC coupling LMK1D21xx with lower common-mode receiver

The \$\textsuperscript{\textsuperscript{10-2}}\$ illustrates the resistor divider network for stepping down the common mode as explained in the above application report. The resistors R1, R2 and R3 are chosen according to the input common mode requirements of the receiver. As highlighted before, user needs to make sure that the reduced swing is able to meet the requirements of the receiver.

#### 10.2.3 Application Curves

The LMK1D2104's low additive noise is shown below. The low noise 156.25-MHz source with 24-fs RMS jitter shown in \$\text{\ti}\text{\



A. Reference signal is low-noise Rohde and Schwarz SMA100B

图 10-3. LMK1D2104 Reference Phase Noise, 156.25 MHz, 24-fs RMS (12 kHz to 20 MHz)




图 10-4. LMK1D2104 Output Phase Noise, 156.25 MHz, 46.4-fs RMS (12 kHz to 20 MHz)

The 🖺 10-5 captures the low close-in phase noise of the LMK1D2104 device. The LMK1D2102 and LMK1D2104 have excellent flicker noise as a result of superior process technology and design. This enables their use for clock distribution in radar systems, medical imaging systems etc which require ultra-low close-in phase noise clocks.




图 10-5. LMK1D2104 Output Phase Noise, 100 MHz, 1 kHz offset: -147 dBc/Hz

#### 10.3 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC-resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

10-6 shows this recommended power-supply decoupling method.

English Data Sheet: SNAS822




图 10-6. Power Supply Decoupling

### 10.4 Layout

### 10.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed-circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. 10-7 shows a recommended land and via pattern for the 16-pin package (LMK1D2102).

#### 10.4.2 Layout Example




图 10-7. Recommended PCB Layout



# 11 Device and Documentation Support

# 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board (SCAU043)
- Power Consumption of LVPECL and LVDS (SLYT127)
- Semiconductor and IC Package Thermal Metrics (SPRA953)
- Using Thermal Calculation Tools for Analog Components (SLUA556)

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SNAS822

www.ti.com 10-Apr-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK1D2102RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD2102	Samples
LMK1D2102RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LD2102	Samples
LMK1D2104RHDR	ACTIVE	VQFN	RHD	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 2104	Samples
LMK1D2104RHDT	ACTIVE	VQFN	RHD	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 2104	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Apr-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 29-Jun-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D2102RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LMK1D2102RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
LMK1D2104RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LMK1D2104RHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com 29-Jun-2023



#### \*All dimensions are nominal

7 till dillitoriororio di o riorriiridi							
Device	Package Type	Package Type Package Drawing		SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D2102RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
LMK1D2102RGTT	VQFN	RGT	16	250	210.0	185.0	35.0
LMK1D2104RHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
LMK1D2104RHDT	VQFN	RHD	28	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




5 x 5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司