







LMK1D1204P

ZHCSP13A - SEPTEMBER 2021 - REVISED JUNE 2023

LMK1D1204P 引脚控制型 OE 低附加抖动 LVDS 缓冲器

1 特性

- 具有 2 路输入和 4 路输出 (2:4) 的高性能 LVDS 时 钟缓冲器系列
- 输出频率最高可达 2GHz
- 通过硬件引脚实现启用/禁用独立输出
- 电源电压: 1.8V/2.5V/3.3V ± 5%
- 低附加抖动: 156.25MHz 下小于 12kHz 至 20MHz 范围内的 60fs rms 最大值
 - 超低相位本底噪声:-164dBc/Hz(典型值)
- 超低传播延迟: < 575ps(最大值)
- 输出偏斜:20ps(最大值)
- 失效防护输入
- 通用输入接受 LVDS、LVPECL、LVCMOS、HCSL 和 CML
- LVDS 基准电压 (V_{AC REF}) 适用于容性耦合输入
- 工业温度范围: 40°C 至 105°C
- 可用封装:
 - 5mm × 5mm 28 引脚 VQFN (RHD) 封装

2 应用

- 电信及网络
- 医疗成像
- 测试和测量
- 无线基础设施
- 专业音频、视频和标牌

3 说明

LMK1D1204P 时钟缓冲器能够以超小的时钟分配延 迟,将两个中的任一可选时钟输入(INO和IN1)分配 给 4 对差分 LVDS 时钟输出(OUT0 至 OUT3)。输 入可以为 LVDS、LVPECL、LVCMOS、HCSL 或 CML.

LMK1D1204P 专为驱动 50Ω 传输线路而设计。在单端 模式下驱动输入时,对未使用的负输入引脚施加适当的 偏置电压(请参阅图 9-6)。IN_SEL 引脚用于选择要 发送到输出的输入。该器件支持失效防护输入功能。该 器件还整合了输入迟滞,可防止在没有输入信号的情况 下输出随机振荡。

各个 LVDS 差分输出均可通过将对应的 OEx 引脚设置 为逻辑高电平"1"来实现。如果此引脚设置为逻辑低 电平"0",输出将被禁用,呈现高阻态,从而降低功 耗。

该器件可在 1.8V、2.5V 或 3.3V 电源环境下工作,额 定温度范围是 -40°C 至 105°C (环境温度)。

封装信息

	-4-F41H-C-									
器件型号	封装 ⁽¹⁾	封装尺寸(标称值)								
LMK1D1204P	VQFN (28)	5.00mm × 5.00mm								

- (1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。 (2)






Table of Contents

1 特性	1	9.2 Functional Block Diagram	13
2 应用		9.3 Feature Description	14
3 说明		9.4 Device Functional Modes	14
4 Revision History		10 Application and Implementation	17
5 Device Comparison		10.1 Application Information	17
6 Pin Configuration and Functions		10.2 Typical Application	17
7 Specifications		10.3 Power Supply Recommendations	20
7.1 Absolute Maximum Ratings		10.4 Layout	21
7.2 ESD Ratings		11 Device and Documentation Support	23
7.3 Recommended Operating Conditions		11.1 Documentation Support	23
7.4 Thermal Information		11.2 支持资源	23
7.5 Electrical Characteristics		11.3 Trademarks	23
7.6 Typical Characteristics		11.4 静电放电警告	23
8 Parameter Measurement Information		11.5 术语表	23
9 Detailed Description	13	12 Mechanical, Packaging, and Orderable	
9.1 Overview		Information	23

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

CI	hanges from Revision * (September 2021) to Revision A (June 2023)	Page
•	更新了数据表格式以与 LMK1D1208P 数据表版本保持一致	1
•	将表标题从"器件信息"更改为"封装信息"	1
•	Added information to the Fail-Safe Input section	14
•	Removed the word 'or' in the phrase 'In this example, the PHY, ASIC, FPGA and CPU'	18
•	Moved the Power Supply Recommendations and Layout section to the Application and Implementation	
	section	20
•	Changed 0.1 µF (x3) to 0.1 µF (x4) in 图 10-4	<mark>2</mark> 0



5 Device Comparison

表 5-1. Device Comparison

DEVICE	DEVICE TYPE	FEATURES	OUTPUT SWING	PACKAGE	BODY SIZE	
LMK1D2108	Dual 1:8	Global output enable and swing	350 mV	VQFN (48)	7.00 mm × 7.00 mm	
LWK 1D2 100	Dual 1.0	control via pin control	500 mV	VQFN (40)	7.00 11111 ~ 7.00 11111	
LMK1D2106	Dual 1:6	Global output enable and swing	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
EWIKTB2 100	Dual 1.0	control via pin control	500 mV	VQ(14 (+0)	0.00 11111 * 0.00 11111	
LMK1D2104	Dual 1:4	Global output enable and swing	350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LIWIN 102 104	LMK1D2104 Dual 1:4 control via pin control LMK1D2102 Dual 1:2 Global output enable and swing control via pin control		500 mV	VQ(11 (20)	3.00 mm × 3.00 mm	
L MK1D2102			350 mV	VQFN (16)	3.00 mm × 3.00 mm	
LWK1D2102			500 mV	VQFN (10)	3.00 mm ^ 3.00 mm	
LMK1D1216	2:16	Global output enable control via	350 mV	VQFN (48)	7.00 mm × 7.00 mm	
LIWIKTD1210	2.10	pin control	500 mV	VQ(14 (40)	7.50 11111 7.50 111111	
LMK1D1212	2:12	Global output enable control via	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
LIVITOTETE	2.12	pin control	500 mV	VQ(14 (+0)	0.00 11111 * 0.00 11111	
LMK1D1208P	2:8	Individual output enable control via	350 mV	VQGN (40)	6.00 mm × 6.00 mm	
LIVITO 12001	2.0	pin control	500 mV	VQOIV (40)	0.00 11111 * 0.00 11111	
LMK1D1208I	2:8	Individual output enable control via	350 mV	VQFN (40)	6.00 mm × 6.00 mm	
EIVIICTE 12001	2.0	I2C	500 mV	VQ(14 (+0)	0.00 11111 * 0.00 11111	
LMK1D1208	Individual output enable control via		350 mV	VQFN (28)	5.00 mm × 5.00 mm	
LMK1D1204P			350 mV	VQGN (28)	5.00 mm × 5.00 mm	
LMK1D1204	2:4	Global output enable control via pin control	350 mV	VQFN (16)	3.00 mm × 3.00 mm	



6 Pin Configuration and Functions




图 6-1. LMK1D1204P: RHD Package 28-Pin VQFN Top View

表 6-1. Pin Functions

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION
DIFFERENTIAL/SINGLE-EI	NDED CLOCK INPUT		
IN0_P	9		Drive and Differential insert water as already and adjusted
IN0_N	10	I	Primary: Differential input pair or single-ended input
IN1_P	5		Secondary: Differential input pair or single-ended input.
IN1_N	6	ı	Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.
INPUT SELECT			
IN_SEL	2	I	Input Selection with an internal 500-k Ω pullup and 320-k Ω pulldown, selects input port. See $\frac{1}{8}$ 9-1.
OUTPUT ENABLE			
OE0	13	I	Output Enable for channel 0 HIGH (default): Enable output channel 0 LOW: Disable output channel 0 in Hi-Z state
OE1	19	I	Output Enable for channel 1 HIGH (default): Enable output channel 1 LOW: Disable output channel 1 in Hi-Z state
OE2	24	I	Output Enable for channel 2 HIGH (default): Enable output channel 2 LOW: Disable output channel 2 in Hi-Z state
OE3	3	I	Output Enable for channel 3 HIGH (default): Enable output channel 3 LOW: Disable output channel 3 in Hi-Z state
BIAS VOLTAGE OUTPUT			
V _{AC_REF0}	11	0	Bias voltage output for capacitive-coupled inputs. If used, TI recommends
V _{AC_REF1}	7	U	using a 0.1-µF capacitor to GND on this pin.
DIFFERENTIAL CLOCK OU	JTPUT		
OUT0_P	16	0	Differential LVDS output pair number 0
OUT0_N	17	O	Differential EVDO output pail flumber o

表 6-1. Pin Functions (continued)

NAME	NO.	TYPE ⁽¹⁾	DESCRIPTION			
OUT1_P	20	0	Differential LVDS output pair number 1			
OUT1_N	21		Differential LVDS output pair number 1			
OUT2_P	22	0	Differential LVDS output pair number 2			
OUT2_N	23		Differential LVDS output pair number 2			
OUT3_P	26	0	Differential LVDS output pair number 2			
OUT3_N	27		O Differential LVDS output pair number 3			
SUPPLY VOLTAGE		•				
V_{DD}	8, 15, 28	Р	Device power supply (1.8 V, 2.5 V, or 3.3 V)			
GROUND		•				
GND	1, 14	G	Ground			
MISC	1					
DAP	DAP	GND Die Attach Pad. Connect to the printed circuit board (PCB) ground plan heat dissipation.				
NC	4, 12, 18, 25	NC	No Connection. Leave floating			

⁽¹⁾ G = Ground, I = Input, O = Output, P = Power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	- 0.3	3.6	V
V _{IN}	Input voltage	- 0.3	3.6	V
Vo	Output voltage	- 0.3	V _{DD} + 0.3	V
I _{IN}	Input current	- 20	20	mA
Io	Continuous output current	- 50	50	mA
TJ	Junction temperature		135	°C
T _{stg}	Storage temperature ⁽²⁾	- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±3000	V
V _(ESD)	Electrostatic discrarge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
		3.3-V supply	3.135	3.3	3.465	
V_{DD}	Core supply voltage	2.5-V supply	2.375	2.5	2.625	V
		1.8-V supply	1.71	1.8	1.89	
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90% of V _{DD})	0.1		20	ms
T _A	Operating free-air temperature		- 40		105	°C
TJ	Operating junction temperature		- 40		135	°C

⁽²⁾ Device unpowered

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Thermal Information

		LMK1D1204P	
	THERMAL METRIC(1)	RHD (VQFN)	UNIT
		28 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	38.9	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	32.1	°C/W
R _{θ JB}	Junction-to-board thermal resistance	18.7	°C/W
Ψ JT	Junction-to-top characterization parameter	1	°C/W
Ψ ЈВ	Junction-to-board characterization parameter	18.7	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	8.2	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

 V_{DD} = 1.8 V ± 5 %, -40°C \leq T_A \leq 105°C. Typical values are at V_{DD} = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUF	PPLY CHARACTERISTICS					
IDD _{STAT}	LMK1D1204P	All-outputs enabled and unterminated, f = 0 Hz (1)		50		mA
IDD _{100M}	LMK1D1204P	All-outputs enabled, R _L = 100 Ω , f =100 MHz		60	72	mA
INPUT CHA	RACTERISTICS (Applies to V _{DD} = 1.8 V	± 5%, 2.5 V ± 5% and 3.3 V ± 5%)				
Vd _{I3}	3-state input	Open	0.	4 × V _{CC}		V
V _{IH}	Input high voltage	Minimum input voltage for a logical "1" state	0.7 × V _{CC}	V	_{CC} + 0.3	V
V _{IL}	Input low voltage	Maximum input voltage for a logical "0" state	- 0.3	0.	3 × V _{CC}	V
I _{IH}	Input high current	V_{DD} can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$			30	μΑ
I _{IL}	Input low current	V_{DD} can be 1.8V/2.5V/3.3V with $V_{IH} = V_{DD}$	- 30			μA
R _{pull-up(EN)}	Input pullup resistor			500		kΩ
R _{pull-down(EN)}	Input pulldown resistor			320		kΩ
SINGLE-EN	DED LVCMOS/LVTTL CLOCK INPUT (Ap	plies to V_{DD} = 1.8 V ± 5%, 2.5 V ± 5%	% and 3.3 V ± 5	%)		
f _{IN}	Input frequency	Clock input	DC		250	MHz
V _{IN_S-E}	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I _{IH}	Input high current	V _{DD} = 3.465 V, V _{IH} = 3.465 V			50	μΑ
I _{IL}	Input low current	V _{DD} = 3.465 V, V _{IL} = 0 V	- 30	-		μΑ
C _{IN_SE}	Input capacitance	at 25°C		3.5		pF
DIFFERENT	IAL CLOCK INPUT (Applies to V _{DD} = 1.8	$V \pm 5\overline{\%}$, 2.5 $V \pm 5\%$ and 3.3 $V \pm 5\%$)				
f _{IN}	Input frequency	Clock input			2	GHz
VILLEIE	Differential input voltage peak-to-peak	V _{ICM} = 1 V (V _{DD} = 1.8 V)	0.3		2.4	V_{PP}
$V_{IN,DIFF(p-p)}$	{2*(V _{INP} -V _{INN})}	V _{ICM} = 1.25 V (V _{DD} = 2.5 V/3.3 V)	0.3		2.4	▼ PP
V _{ICM}	Input common mode voltage	V _{IN,DIFF(P-P)} > 0.4 V (V _{DD} = 1.8 V/2.5/3.3 V)	0.25		2.3	V



 V_{DD} = 1.8 V ± 5 %, -40° C \leq $T_{A} \leq$ 105 $^{\circ}$ C. Typical values are at V_{DD} = 1.8 V, 25 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
l _{IH}	Input high current	V _{DD} = 3.465 V, V _{INP} = 2.4 V, V _{INN} = 1.2 V			30	μΑ
I _{IL}	Input low current	V _{DD} = 3.465 V, V _{INP} = 0 V, V _{INN} = 1.2 V	- 30			μΑ
C _{IN_S-E}	Input capacitance (Single-ended)	at 25°C		3.5		pF
LVDS DC OU	ITPUT CHARACTERISTICS					
VOD	Differential output voltage magnitude V _{OUTP} - V _{OUTN}	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$	250	350	450	mV
ΔVOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$	- 15		15	mV
V	Steady-state common mode output	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega \text{ (V}_{DD} = 1.8 \text{ V)}$	1		1.2	V
V _{OC(SS)}	voltage	$V_{IN,DIFF(P-P)} = 0.3 \text{ V, R}_{LOAD} = 100$ $\Omega \text{ (V}_{DD} = 2.5 \text{ V/3.3 V)}$	1.1		1.375	V
$^{\Delta}$ VOC(SS)	Change in steady-state common mode output voltage. Per output, defined as the difference in VOC in logic hi/lo states.	$V_{\text{IN,DIFF(P-P)}} = 0.3 \text{ V, R}_{\text{LOAD}} = 100$	- 15		15	mV
LVDS AC OU	ITPUT CHARACTERISTICS				'	
V_{ring}	Output overshoot and undershoot	$V_{IN,DIFF(P-P)}$ = 0.3 V, R_{LOAD} = 100 Ω , f_{OUT} = 491.52 MHz	- 0.1		0.1	V _{OD}
V _{OS}	Output AC common mode	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ Ω		50	100	mV_{pp}
I _{os}	Short-circuit output current (differential)	V _{OUTP} = V _{OUTN}	- 12		12	mA
I _{OS(cm)}	Short-circuit output current (common-mode)	V _{OUTP} = V _{OUTN} = 0	- 24		24	mA
t _{PD}	Propagation delay	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, R_{LOAD} = 100$ $\Omega^{(2)}$	0.3		0.575	ns
t _{SK, O}	Output skew	Skew between outputs with the same load conditions			20	ps
t _{SK, PP}	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			250	ps
t _{SK, P}	Pulse skew	50% duty cycle input, crossing point-to-crossing-point distortion (4)	- 20		20	ps
t _{RJIT(ADD)}	Random additive Jitter (rms)	f_{IN} = 156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns, Integration range = 12 kHz - 20 MHz, with output load R _{LOAD} = 100 Ω		50	60	fs, RMS
		PN _{1kHz}		- 143		
	Phase Noise for a carrier frequency of	PN _{10kHz}		- 152		
Phase noise	156.25 MHz with 50% duty-cycle, Input	PN _{100kHz}		- 157		dBc/Hz
	slew rate = 1.5V/ns with output load R_{LOAD} = 100 Ω	PN _{1MHz}		- 160		
	INCOAD - 100 sc	PN _{floor}		- 164		

 V_{DD} = 1.8 V ± 5 %, $^-$ 40°C \leqslant T_A \leqslant 105°C. Typical values are at V_{DD} = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
MUX _{ISO}	Mux Isolation	f_{IN} = 156.25 MHz. The difference in power level at f_{IN} when the selected clock is active and the unselected clock is static versus when the selected clock is inactive and the unselected clock is active.		80		dB	
ODC	Output duty cycle	With 50% duty cycle input	45		55	%	
t _R /t _F	Output rise and fall time	20% to 80% with R _{LOAD} = 100 Ω			300	ps	
V _{AC_REF}	Reference output voltage	VDD = 2.5 V, I _{LOAD} = 100 μA	0.9	1.25	1.375	V	
POWER SUF	PPLY NOISE REJECTION (PSNR) $V_{DD} = 2$.5 V/ 3.3 V					
PSNR	Power Supply Noise Rejection (f _{carrier} =	10 kHz, 100 mVpp ripple injected on V _{DD}		- 70		dBc	
	156.25 MHz)	1 MHz, 100 mVpp ripple injected on V _{DD}		- 50		aBc	

⁽¹⁾ A typical 4-mA current reduction per disabled output can be expected.

⁽²⁾ Measured between single-ended/differential input crossing point to the differential output crossing point.

⁽³⁾ Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.



7.6 Typical Characteristics




图 7-1. LMK1D1204P Current Consumption vs Frequency




图 7-2. LMK1D1204P VOD vs Frequency

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8 Parameter Measurement Information




图 8-1. LVDS Output DC Configuration During Device Test




图 8-2. LVDS Output AC Configuration During Device Test




图 8-3. DC-Coupled LVCMOS Input During Device Test





图 8-4. Output Voltage and Rise/Fall Time





- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} (n = 0, 1, 2, ...7)
- B. Part to part skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices (n = 0, 1, 2, ..7)

图 8-5. Output Skew and Part-to-Part Skew




图 8-6. Output Overshoot and Undershoot




图 8-7. Output AC Common Mode


9 Detailed Description

9.1 Overview

The LMK1D1204P LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two $50^{\circ}\Omega$ lines is $100^{\circ}\Omega$ between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D1204P, AC coupling must be used. If the LVDS receiver has internal $100^{\circ}\Omega$ termination, external termination must be omitted.

9.2 Functional Block Diagram



9.3 Feature Description

The LMK1D1204P is a low additive jitter LVDS fan-out buffer that can generate up to four copies of two selectable LVPECL, LVDS, HCSL, CML, or LVCMOS inputs. The LMK1D1204P can accept reference clock frequencies up to 2 GHz while providing low output skew.

9.3.1 Fail-Safe Input

The LMK1D120x family of devices is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before V_{DD} is applied without damaging the device. Refer to *Specifications* for more information on the maximum input supported by the device. The user should note that incorporating the fail-safe inputs also results in a slight increase in clock input pin capacitance. The device also incorporates an input hysteresis which prevents random oscillation in absence of an input signal. Furthermore, this feature allows the input pins to be left open.

9.4 Device Functional Modes

The two inputs of the LMK1D1204P are internally muxed together and can be selected through the control pin (see 表 9-1). Unused inputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D1204P to provide greater system flexibility.

表 9-1. Input Selection Table

IN_SEL	ACTIVE CLOCK INPUT
0	INO_P, INO_N
1	IN1_P, IN1_N
Open	None (1)

(1) The input buffers are disabled and the state of the outputs are dependent on the state of OEx (see 表 9-2). If OEx = 0, the corresponding output will be disabled in Hi-Z state, whereas if OEx = 1 (default), the corresponding output will be logic low.

The outputs of the LMK1D1204P can be individually enabled or disabled using the OEx hardware pins (see 表 9-2). The disabled state of the outputs is Hi-Z (high impedance) as this reduces the power consumption and also prevents back-biasing of the devices connected to these outputs.

Unused outputs should be disabled to eliminate the need for a termination resistor. In the case of enabled unused outputs, TI recommends a 100- Ω termination for optimal performance.

表 9-2. Output Control

OEx	CLOCK OUTPUTS
0	OUTPx, OUTNx disabled in Hi-Z state
1 (default)	OUTPx, OUTNx enabled

9.4.1 LVDS Output Termination

TI recommends that unused outputs are terminated differentially with a 100- Ω resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode V_{OS}) in the outputs being used.




图 9-1. Output DC Termination




图 9-2. Output AC Termination (With the Receiver Internally Biased)

9.4.2 Input Termination

The LMK1D1204P inputs can be interfaced with LVDS, LVPECL, HCSL, or LVCMOS drivers.

LVDS drivers can be connected to LMK1D1204P inputs with DC and AC coupling as shown № 9-3 and № 9-4, respectively.




图 9-3. LVDS Clock Driver Connected to LMK1D1204P Input (DC-Coupled)




图 9-4. LVDS Clock Driver Connected to LMK1D1204P Input (AC-Coupled)

§ 9-5 shows how to connect LVPECL inputs to the LMK1D1204P. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6 V_{PP}.






图 9-5. LVPECL Clock Driver Connected to LMK1D1204P Input




图 9-6. 1.8-V, 2.5-V, or 3.3-V LVCMOS Clock Driver Connected to LMK1D1204P Input

For unused input, TI recommends grounding both input pins (INP, INN) using 1-k Ω resistors.



10 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

10.1 Application Information

The LMK1D1204P is a low additive jitter universal to LVDS fan-out buffer with two selectable inputs and pin controlled output enables. The small package size, low output skew, low propagation delay and low additive jitter of this device is designed for applications that require high-performance clock distribution as well as for low-power and space-constraint applications.

10.2 Typical Application




图 10-1. Fan-Out Buffer for Line Card Application

10.2.1 Design Requirements

The LMK1D1204P shown in <a> 10-1 is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz, LVCMOS, 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1-μF capacitors are used to reduce noise on both V_{AC_REF} and SECREF_N. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC coupling with an LVDS driver such as the LMK1D1204P. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D1204P. Again, no additional components are required.
- The FPGA requires external AC coupling, but has internal termination. 0.1-µF capacitors are placed to provide AC coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling capacitors.
- The unused outputs of the LMK1D1204P can be disabled using the corresponding OEx pin. This results in a lower power consumption.

10.2.2 Detailed Design Procedure

See Input Termination for proper input terminations, dependent on single-ended or differential inputs.

See LVDS Output Termination for output termination schemes depending on the receiver application.

Unused outputs can be disabled using the corresponding OEx pin setting according to 表 9-2. Disabling the outputs also eliminates requirement of termination resistors.

In this example, the PHY, ASIC, FPGA and CPU require different schemes. Power supply filtering and bypassing is critical for low-noise applications.


See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* user's guide (SCAU043).

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10.2.3 Application Curves

This section shows the low additive noise for the LMK1D1204P. The low noise 156.25-MHz source with 24-fs RMS jitter shown in 10-2 drives the LMK1D1204P, resulting in 46.4-fs RMS when integrated from 12 kHz to 20 MHz (see 10-3). The resultant additive jitter is 39.7-fs RMS for this configuration.



Note: Reference signal is a low-noise Rhode and Schwarz SMA100B

图 10-2. LMK1D1204P Reference Phase Noise, 156.25 MHz, 24-fs RMS (12 kHz to 20 MHz)






图 10-3. LMK1D1204P Output Phase Noise, 156.25 MHz, 46.4-fs RMS (12 kHz to 20 MHz)

10.3 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver. These ferrite beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.

图 10-4 shows this recommended power-supply decoupling method.




图 10-4. Power Supply Decoupling

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

10.4 Layout

10.4.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the PCB. To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package.

10-5 and 10-6 show the recommended land and via patterns for the 28-pin LMK1D1204P device.

10.4.2 Layout Examples




图 10-5. Recommended PCB Layout, Top Layer






图 10-6. Recommended PCB Layout, GND Layer

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board user's guide
- Texas Instruments, Power Consumption of LVPECL and LVDS Analog Design Journal
- Texas Instruments, Using Thermal Calculation Tools for Analog Components application note

11.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

11.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

11.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: LMK1D1204P

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback

23

www.ti.com 10-Apr-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMK1D1204PRHDR	ACTIVE	VQFN	RHD	28	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1204P	Samples
LMK1D1204PRHDT	ACTIVE	VQFN	RHD	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1204P	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 10-Apr-2023

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Jun-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	LMK1D1204PRHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
ĺ	LMK1D1204PRHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

www.ti.com 29-Jun-2023




*All dimensions are nominal

Device	Package Type	Package Type Package Drawing Pins S		SPQ	Length (mm)	Width (mm)	Height (mm)	
LMK1D1204PRHDR	VQFN	RHD	28	3000	367.0	367.0	35.0	
LMK1D1204PRHDT	VQFN	RHD	28	250	210.0	185.0	35.0	

5 x 5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司