

# LM73100 具有输入反极性保护和过压保护功能的 2.7V 至 23V、5.5A 集成式理想 二极管

## 1 特性

- 宽工作输入电压范围: 2.7V 至 23V
  - 绝对最大值为 28V
  - 可耐受高达 -15 V 的负电压
- 具有低导通电阻的集成式背对背 FET: R<sub>ON</sub> = 28.4mΩ(典型值)
- 具有真反向电流阻断功能的理想二极管运行状态
- 快速过压保护
  - 响应时间为 1.2 µs ( 典型值 )
  - 可调节过压锁定 (OVLO)
- 稳态期间针对瞬态过流实现快速跳变响应
  - 响应时间为 500ns ( 典型值 )
  - 故障后锁存
- 模拟负载电流监测器输出 (IMON)
  - 电流范围: 0.5A 至 5.5A
  - 精度:±15%(最大值)(I<sub>OUT</sub>≥1A)
- 具有可调节欠压锁定阈值 (UVLO) 的高电平有效使能输入
- 可调节的输出压摆率控制 (dVdt)
- 过温保护
- 具有可调节阈值 (PGTH) 的电源正常状态指示 (PG)
- 小尺寸:QFN 2mm x 2mm, 0.45mm 间距

## 2 应用

- 电源多路复用器/ORing
- 适配器输入保护
- 机顶盒/智能扬声器
- USB PD 端口保护
- PC/笔记本电脑/显示器/扩展坞
- 电动工具/充电器
- POS 终端

## 3 说明

LM73100 是一款采用小型封装的高度集成电路保护和 电源管理解决方案。该器件使用很少的外部元件即可提 供多种保护模式,能够非常有效地抵御电压浪涌、反极 性、反向电流和过多浪涌电流。 借助集成的背对背 FET 和始终阻断从输出到输入的反向电流等特性,该器件非常适合电源多路复用器/ ORing 应用。该器件采用基于线性 ORing 的方案,可确保实现几乎为零的直流反向电流,并以超小的正向压降和功率耗散来模拟理想的二极管行为。

浪涌电流有特别要求的应用可以通过单个外部电容器设 定输出转换率。通过在输入超过可调过压阈值时切断输 出,可以保护负载免受输入过压情况的影响。该器件还 可在稳态期间对瞬态过流事件提供快速跳变响应。

该器件可在模拟电流监测引脚上精确检测输出负载电 流。


该器件可采用 2mm x 2mm 10 引脚 HotRod QFN 封装,旨在改善热性能并减小系统尺寸。

器件的额定工作结温范围为 -40°C 至 +125°C。

器件信息	,
------	---

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
LM73100RPW	QFN (10)	2mm x 2mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



## **Table of Contents**

1 特性		1
	<i>ъ</i>	
	on and Functions	
6 Specifications		4
6.1 Absolute Ma	aximum Ratings	4
6.2 ESD Rating	S	4
	ded Operating Conditions	
6.4 Thermal Info	ormation	5
	naracteristics	
6.6 Timing Requ	uirements	7
	haracteristics	
	racteristics	
	ption	
	Block Diagram	
	cription	
7.4 Device Fund	ctional Modes	26
8 Application and	Implementation	27

8.1 Application Information	27
8.2 Single Device, Self-Controlled	
8.3 Active ORing	
8.4 Priority Power MUXing	
8.5 USB PD Port Protection	
8.6 Parallel Operation	37
9 Power Supply Recommendations	
9.1 Transient Protection	39
10 Layout	41
10.1 Layout Guidelines	41
10.2 Layout Example	
11 Device and Documentation Support	
11.1 Documentation Support	44
11.2 接收文档更新通知	44
11.3 支持资源	
11.4 商标	
11.5 静电放电警告	
11.6 术语表	
12 Mechanical, Packaging, and Orderable	
Information	45

## **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同

Cł	nanges fro	m Revision	* (Octo	ber 2020) to	Revision A (December 2020)	Page
•	将状态从	"预告信息"	更改为	"量产数据"		1



## **5** Pin Configuration and Functions




图 5-1. LM73100 RPW Package 10-Pin QFN Top View

#### 表 5-1. Pin Functions

PIN	PIN		DESCRIPTION	
NAME	NO.		DESCRIPTION	
EN/UVLO	1	Analog Input	Active High Enable for the device. A Resistor Divider on this pin from input supply to GND can be used to adjust the Undervoltage Lockout threshold. <b>Do not leave floating</b> . Refer to $\ddagger$ 7.3.2 for more details.	
OVLO	2	Analog Input	A Resistor Divider on this pin from supply to GND can be used to adjust the Overvoltage Lockout threshold. This pin can also be used as an Active Low Enable for the device. <b>Do not leave floating.</b> Refer to $\ddagger$ 7.3.3 for more details.	
PG	3	Digital Output	Power Good indication. This is an Open Drain signal which is asserted High when the internal powerpath is fully turned ON and PGTH input exceeds a certain threshold. Refer to $\ddagger$ 7.3.9 for more details.	
PGTH	4	Analog Input	Power (food Threshold, Refer to 11/30 for more details	
IN	5	Power	Power Input.	
OUT	6	Power	Power Output.	
DVDT	7	Analog Output	A capacitor from this pin to GND sets the output turn on slew rate. Leave this pin floating for the fastest turn on slew rate. Refer to $\ddagger$ 7.3.4.1 for more details.	
GND	8	Ground	This is the ground reference for all internal circuits and must be connected to system GND.	
IMON	9	Analog Output	- Recommended to connect external clamp to limit the vollage below and max failed in ca	
DNC	10	Х	Internal test pin. Do not connect anything on this pin.	



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	Parameter	Pin	MIN	MAX	UNIT
V <sub>IN</sub>	Maximum Input Voltage Range, $$ - 40 $^\circ\!\mathrm{C} \leqslant T_J \leqslant$ 125 $^\circ\!\mathrm{C}$	IN	max ( <sup>_</sup> 15, V <sub>OUT</sub> - 21)	28	V
* IN	Maximum Input Voltage Range, $$ - 10 $^\circ\!\mathrm{C} \leqslant T_J \leqslant$ 125 $^\circ\!\mathrm{C}$		max ( <sup>_</sup> 15, V <sub>OUT</sub> - 22)	28	V
\/	Maximum Output Voltage Range, $-$ 40 $^\circ\!$		- 0.3	min (28, V <sub>IN</sub> + 21)	
V <sub>OUT</sub>	Maximum Output Voltage Range, – 10 $^\circ\!\!\mathbb{C} \leqslant T_J \leqslant 125$ $^\circ\!\!\mathbb{C}$		- 0.3	min (28, V <sub>IN</sub> + 22)	
V <sub>OUT,PLS</sub>	Minimum Output Voltage Pulse (< 1 µs)	OUT	- 0.8		
V <sub>EN/UVLO</sub>	Maximum Enable Pin Voltage Range <sup>(2)</sup>	EN/UVLO	- 0.3	6.5	V
V <sub>OVLO</sub>	Maximum OVLO Pin Voltage Range <sup>(2)</sup>	OVLO	- 0.3	6.5	V
V <sub>dVdT</sub>	Maximum dVdT Pin Voltage Range	dVdt	Internally	Limited	V
V <sub>PGTH</sub>	Maximum PGTH Pin Voltage Range <sup>(2)</sup>	PGTH	- 0.3	6.5	V
V <sub>PG</sub>	Maximum PG Pin Voltage Range	PG	- 0.3	6.5	V
VIMON	Maximum IMON Pin Voltage Range	IMON		1.8	V
I <sub>MAX</sub>	Maximum Continuous Switch Current	IN to OUT	5.5	5	А
TJ	Junction temperature		Internally	Limited	°C
T <sub>LEAD</sub>	Maximum Lead Temperature			300	°C
T <sub>STG</sub>	Storage temperature		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If this pin has a pull-up up to  $V_{IN}$ , it is recommended to use a resistance of 350 k $\Omega$  or higher to limit the current under conditions where IN can be exposed to reverse polarity.

## 6.2 ESD Ratings

		VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	Parameter	Pin	MIN	MAX	UNIT
V <sub>IN</sub>	Input Voltage Range	IN	2.7	23	V
V <sub>OUT</sub>	Output Voltage Range	OUT		min (23, V <sub>IN</sub> + 20)	V
V <sub>EN/UVLO</sub>	Enable Pin Voltage Range	EN/UVLO		5 <sup>(2)</sup>	V
V <sub>OVLO</sub>	OVLO Pin Voltage Range	OVLO	0.5	1.5	V
V <sub>dVdT</sub>	dVdT Capacitor Voltage Rating	dVdt	V <sub>IN</sub> + 5 V <sup>(1)</sup>		V
V <sub>PGTH</sub>	PGTH Pin Voltage Range	PGTH		5 <sup>(3)</sup>	V
V <sub>PG</sub>	PG Pin Voltage Range	PG		5 <sup>(3)</sup>	V
VIMON	IMON Pin Voltage	IMON		1.5	V
I <sub>MAX</sub>	Continuous Switch Current, , $T_J {\leqslant}125~{}^\circ\!{\rm C}$	IN to OUT		5.5	А
TJ	Junction temperature		- 40	125	°C

(1) In a PowerMUX/ORing scenario with unequal supplies, the dVdt capacitor rating for each device should be chosen based on the highest of the 2 rails.

(2) For supply voltages below 5V, it is okay to pull up the EN pin to IN directly. For supply voltages greater than 5V or systems which can be exposed to reverse polarity on input supply, it is recommended to use a pull-up resistor with a minimum value of  $350 \text{ k}\Omega$ .

(3) For systems which can be exposed to reverse polarity on input supply, if this pin is referred to input supply, it is recommended to use a pull-up resistor with a minimum value of  $350 \text{ k}\Omega$  to limit the current through the pin.

## 6.4 Thermal Information

		LM73100	
	THERMAL METRIC <sup>(1)</sup>	RPW (QFN)	UNIT
		10 PINS	
<b>D</b>		41.7 <sup>(2)</sup>	°C/W
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	74.5 <sup>(3)</sup>	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	1	°C/W
117	Junction-to-board characterization parameter	20 (2)	°C/W
ΨJB		27.6 <sup>(3)</sup>	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Based on simulations conducted with the device mounted on a custom 4-layer PCB (2s2p) with 8 thermal vias under device

(3) Based on simulations conducted with the device mounted on a JEDEC 4-layer PCB (2s2p) with no thermal vias under device



## **6.5 Electrical Characteristics**

(Test conditions unless otherwise noted) –  $40^{\circ}C \leq T_J \leq 125^{\circ}C$ ,  $V_{IN}$  = 12 V,  $V_{EN/UVLO}$  = 2 V,  $V_{OVLO}$  = 0 V, dVdT = Open, R<sub>IMON</sub> = 549  $\Omega$ , PGTH = Open, PG = Open, OUT = Open. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	МАХ	UNITS
INPUT SUPPL	Y (IN)				
V <sub>UVP(R)</sub>	IN supply UVP rising threshold	2.44	2.53	2.64	V
V <sub>UVP(F)</sub>	IN supply UVP falling threshold	2.35	2.42	2.55	V
	IN supply quiescent current, V <sub>IN</sub> = 2.7 V		347	492	μA
I <sub>Q(ON)</sub>	IN supply quiescent current, V <sub>IN</sub> = 12 V		426	509	μA
	IN supply quiescent current, V <sub>IN</sub> = 23 V		459	612	μA
I <sub>Q(RCB)</sub>	IN supply quiescent current during RCB, $V_{OUT} > V_{IN}$		189.7	234	μA
I <sub>Q(OFF)</sub>	IN supply disabled state current ( $V_{SD(F)} < V_{EN} < V_{UVLO(R)}$ )		74.5	97.6	μA
I <sub>SD</sub>	IN supply shutdown current (V <sub>EN</sub> < V <sub>SD(F)</sub> )	·	4.6	8.2	μA
I <sub>Q(OVLO)</sub>	IN supply OFF state current (OVLO condition), $V_{OUT} > V_{IN}$		191		μA
I <sub>INLKG(IRPP)</sub>	IN supply leakage current (V <sub>IN</sub> = - 14 V, V <sub>OUT</sub> = 0 V)		-3.5		μA
ON RESISTAN	ICE (IN - OUT)				
<b>D</b>	$V_{IN}$ = 12 V, $I_{OUT}$ = 3 A, $T_{J}$ = 25 °C		28.4		mΩ
R <sub>ON</sub>	$2.7 \leqslant V_{IN} \leqslant 23$ V, $-40$ °C $\leqslant$ T $_{J} \leqslant 125$ °C			44.85	mΩ
ENABLE/UND	ERVOLTAGE LOCKOUT (EN/UVLO)				
V <sub>UVLO(R)</sub>	EN/UVLO rising threshold	1.183	1.2	1.223	V
V <sub>UVLO(F)</sub>	EN/UVLO falling threshold	1.076	1.09	1.116	V
V <sub>SD(F)</sub>	EN/UVLO falling threshold for lowest shutdown current	0.45	0.74		V
I <sub>ENLKG</sub>	EN/UVLO leakage current	- 0.1		0.1	μA
OVERVOLTAG	SE LOCKOUT (OVLO)			I	
V <sub>OV(R)</sub>	OVLO rising threshold	1.183	1.2	1.223	V
V <sub>OV(F)</sub>	OVLO falling threshold	1.076	1.09	1.116	V
I <sub>OVLKG</sub>	OVLO pin leakage current, 0.5 V < V <sub>OVLO</sub> < 1.5 V	- 0.1		0.1	μA
IOUTLKG(OVLO)	OUT leakage current (OVLO condition), V <sub>OUT</sub> > V <sub>IN</sub>		317		μA
FIXED FAST-T	RIP (OUT)				
I <sub>FT</sub>	Fixed fast-trip current threshold		21.9		А
OUTPUT LOA	D CURRENT MONITOR (IMON)				
0	Analog load current monitor gain ( $I_{MON}$ : $I_{OUT}$ ), $I_{OUT}$ = 0.5 A to 1 A	144	181	216	µA/A
G <sub>IMON</sub>	Analog load current monitor gain $(I_{MON} : I_{OUT})$ , $I_{OUT} = 1 A$ to 5.5 A	153	181	207	µA/A
REVERSE CU	RRENT BLOCKING (IN - OUT)				
V <sub>FWD</sub>	$(V_{IN} - V_{OUT})$ forward regulation voltage, $I_{OUT} = 10 \text{ mA}$	4.8	16.4	28.4	mV
V <sub>REVTH</sub>	(V <sub>OUT</sub> - V <sub>IN</sub> ) threshold for fast BFET turn off (enter reverse current blocking)	22.7	29.3	36.5	mV
V <sub>FWDTH</sub>	$(V_{IN} - V_{OUT})$ threshold for fast BFET turn on (exit reverse current blocking)	85.9	105.8	125	mV
I <sub>REVLKG(OFF)</sub>	Reverse leakage current (unpowered condition), V <sub>OUT</sub> = 12 V, V <sub>IN</sub> = 0 V		4.8		μA
I <sub>REVLKG</sub>	Reverse leakage current, $(V_{OUT} - V_{IN}) = 21.5 V$		10.10	15.86	μA
I <sub>OUTLKG(RCB)</sub>	OUT leakage current during RCB state while ON, (V <sub>OUT</sub> - $V_{IN}$ ) = 1 V		247.6	322	μA



#### 6.5 Electrical Characteristics (continued)

(Test conditions unless otherwise noted) –  $40^{\circ}C \leq T_J \leq 125^{\circ}C$ ,  $V_{IN}$  = 12 V,  $V_{EN/UVLO}$  = 2 V,  $V_{OVLO}$  = 0 V, dVdT = Open, R<sub>IMON</sub> = 549  $\Omega$ , PGTH = Open, PG = Open, OUT = Open. All voltages referenced to GND.

Test Parameter	Description	MIN	ТҮР	МАХ	UNITS
POWER GOO	D INDICATION (PG)				
	PG pin low voltage while de-asserted, $V_{IN}$ < $V_{UVP(F)},$ $V_{EN}$ < $V_{SD},$ $I_{PG}$ = 26 $\mu A$		0.67	0.9	V
V <sub>PGD</sub>	PG pin low voltage while de-asserted, $V_{IN}$ < $V_{UVP(F)},$ $V_{EN}$ < $V_{SD},$ $I_{PG}$ = 242 $\mu A$		0.78	1	V
	PG pin low voltage while de-asserted, $V_{IN} > V_{UVP(R)}$		·	0.6	V
I <sub>PGLKG</sub>	PG pin leakage current while asserted		0.5	2	μA
POWERGOOI	D THRESHOLD (PGTH)				
V <sub>PGTH(R)</sub>	PGTH rising threshold	1.183	1.2	1.223	V
V <sub>PGTH(F)</sub>	PGTH falling threshold	1.076	1.09	1.116	V
I <sub>PGTHLKG</sub>	PGTH leakage current	- 1		1	μA
OVERTEMPE	RATURE PROTECTION (OTP)			1	
TSD	Thermal shutdown rising threshold, T <sub>J</sub> †		154		°C
TSD <sub>HYS</sub>	Thermal shutdown hysteresis, $T_J \downarrow$		10		°C
DVDT	· · ·			1	
I <sub>dVdt</sub>	dVdt pin charging current	1.15	2.34	3.66	μA

## 6.6 Timing Requirements


PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNIT
t <sub>OVLO</sub>	Overvoltage lock-out response time	$V_{OVLO} > V_{OV(R)}$ to $V_{OUT} \downarrow$	1.1		μs
t <sub>FT</sub>	Fixed fast-trip response time	I <sub>OUT</sub> > I <sub>FT</sub> to I <sub>OUT</sub> ↓	500		ns
t <sub>SWRCB</sub>	Reverse Current Blocking recovery time	$(V_{IN} - V_{OUT}) > V_{FWDTH}$ to $V_{OUT}$ $\uparrow$	50		μs
t <sub>RCB</sub>	Reverse Current Blocking fast comparator response time	$(V_{OUT} - V_{IN}) > 1.3 \text{ x } V_{REVTH}$ to BFET OFF	1		μs
t <sub>PGA</sub>	PG Assertion de-glitch		12		μs
t <sub>PGD</sub>	PG De-assertion de-glitch		12		μs



## 6.7 Switching Characteristics

The output rising slew rate is internally controlled and constant across the entire operating voltage range to ensure the turn on timing is not affected by the load conditions. The rising slew rate can be adjusted by adding capacitance from the dVdt pin to ground. As  $C_{dVdt}$  is increased it will slow the rising slew rate (SR). See Slew Rate and Inrush Current Control (dVdt) section for more details. The Turn-Off Delay and Fall Time, however, are dependent on the RC time constant of the load capacitance ( $C_{OUT}$ ) and Load Resistance ( $R_L$ ). The Switching Characteristics are only valid for the power-up sequence where the supply is available in steady state condition and the load voltage is completely discharged before the device is enabled.Typical Values are taken at  $T_J = 25^{\circ}$ C unless specifically noted otherwise.  $R_L = 100 \Omega$ ,  $C_{OUT} = 1 \, \mu$ F


	PARAMETER	V <sub>IN</sub>	C <sub>dVdt</sub> = Open	C <sub>dVdt</sub> = 1800 pF	C <sub>dVdt</sub> = 3300 pF	UNIT
		2.7 V	12.14	0.87	0.5	
SR <sub>ON</sub>	Output Rising slew rate	12 V	28.1	1.09	0.61	V/ms
		23 V	44.78	1.25	0.71	
	Turn on delay	2.7 V	0.09	0.6	0.97	ms
t <sub>D,ON</sub>		12 V	0.1	1.32	2.35	
		23 V	0.11	1.99	3.69	
		2.7 V	0.17	2.51	4.33	
t <sub>R</sub>	Rise time	12 V	0.35	8.1	15.37	ms
		23 V	0.40	14.4	25.89	
		2.7 V	0.27	3.11	5.31	
t <sub>on</sub>	Turn on time	12 V	0.45	10.08	17.72	ms
		23 V	0.50	16.41	29.57	1
	Turn off delay	2.7 V	64.44	64.44	64.44	
t <sub>D,OFF</sub>		12 V	25.32	25.32	25.32	μs
		23 V	23.02	23.02	23.02	









### 6.8 Typical Characteristics




























## 7 Detailed Description

## 7.1 Overview

The LM73100 is an integrated ideal diode that is used to ensure safe power delivery in a system. The device starts its operation by monitoring the IN bus. When the input supply voltage ( $V_{IN}$ ) exceeds the undervoltage protection threshold ( $V_{UVP}$ ), the device samples the EN/UVLO pin. A high level (>  $V_{UVLO(R)}$ ) on this pin enables the internal power path (BFET+HFET) to start conducting and allow current to flow from IN to OUT. When EN/UVLO pin is held low (<  $V_{UVLO(F)}$ ), the internal power path is turned off. In case of reverse voltages appearing at the input, the power path remains OFF thereby protecting the output load.


After a successful start-up sequence, the device now actively monitors its load current and input voltage, and controls the internal HFET to ensure that the fast-trip threshold ( $I_{FT}$ ) is not exceeded and overvoltage spikes are cut-off once they cross the user adjustable overvoltage lockout threshold ( $V_{OVLO}$ ). This helps to keep the system safe from harmful levels of voltage and current.

The device has integrated reverse current blocking FET (BFET) which operates like an ideal diode. The BFET is linearly regulated to maintain a small constant forward drop ( $V_{FWD}$ ) in forward conduction mode and turned off completely to block reverse current from OUT to IN if output voltage exceeds the input voltage.

The device also has a built-in thermal sensor based shutdown mechanism to protect itself in case the device temperature  $(T_J)$  exceeds the recommended operating conditions.



#### 7.2 Functional Block Diagram





## 7.3 Feature Description

The LM73100 integrated ideal diode is a compact, feature rich power management device that provides detection, protection and indication in the event of system faults.

#### 7.3.1 Input Reverse Polarity Protection

The LM73100 device is internally protected against transient and steady state negative voltages applied at the input supply pin. The device blocks the negative voltage from appearing at the output, thereby protecting the load circuits. There's no reverse current flowing from output to the input in this condition. The maximum negative voltage the device can handle at the input is limited to -15 V or  $V_{OUT}$  – 21 V, whichever is higher. It's also recommended that all signal pins (e.g. EN/UVLO, OVLO, PGTH) which are derived from input supply should have a sufficiently large pull-up resistor to limit the current flowing out of these pins during reverse polarity conditions. Please refer to *Absolute Maximum Ratings* table for more details.

#### 7.3.2 Undervoltage Protection (UVLO & UVP)

The LM73100 implements undervoltage protection on IN in case the applied voltage becomes too low for the system or device to properly operate. The undervoltage protection has a default lockout threshold of  $V_{UVP}$  which is fixed internally. Apart from that, the UVLO comparator on the EN/UVLO pin allows the undervoltage Protection threshold to be externally adjusted to a user defined value. The 图 7-1 and 方程式 1 below show how a resistor divider can be used to set the UVLO set point for a given voltage supply.




图 7-1. Adjustable Undervoltage Protection

$$V_{\rm IN(UV)} = \frac{V_{\rm UVLO \, x} \, (\rm R1 + \rm R2)}{\rm R2} \tag{1}$$

#### 7.3.3 Overvoltage Lockout (OVLO)

The LM73100 allows the user to implement overvoltage lockout to protect the load from input overvoltage conditions. The OVLO comparator on the OVLO pin allows the overvoltage protection threshold to be adjusted to a user defined value. Once the voltage at the OVLO pin crosses the OVLO rising threshold  $V_{OV(R)}$ , the device turns off the power to the output. Thereafter, the devices wait for the voltage at the OVLO pin to fall below the OVLO falling threshold  $V_{OV(F)}$  before the output power is turned ON again. The rising and falling thresholds are slightly different to provide hysterisis. The 图 7-2 and 方程式 2 below show how a resistor divider can be used to set the OVLO set point for a given input supply voltage.






图 7-2. Adjustable Overvoltage Protection

 $V_{\rm IN(OV)} = \frac{V_{\rm OV} \, x \, (R1 + R2)}{R2}$ 

(2)

While recovering from an overvoltage event, the LM73100 starts up with inrush control (dVdt).




图 7-3. LM73100 Overvoltage Lockout and Recovery



#### 7.3.4 Inrush Current control and Fast-trip

LM73100 incorporates 2 mechanisms to handle overcurrent:

- 1. Adjustable slew rate (dVdt) for inrush current control
- 2. Fixed threshold (IFT) for fast-trip response to transient overcurrent events during steady-state

#### 7.3.4.1 Slew Rate (dVdt) and Inrush Current Control

$$SR(V/ms) = \frac{I_{INRUSH}(mA)}{C_{OUT}(\mu F)}$$
(3)

A capacitor can be connected to the dVdt pin to control the rising slew rate and lower the inrush current during turn on. The required  $C_{dVdt}$  capacitance to produce a given slew rate can be calculated using the following equation:

$$C_{dVdt} (pF) = \frac{2000}{SR (V/ms)}$$
(4)

The fastest output slew rate is achieved by leaving the dVdt pin open.

备注


For  $C_{dVdt}$  > 10 nF, it's recommended to add a 100- $\Omega$  resistor in series with the capacitor on the dVdt pin.

#### 7.3.4.2 Fast-Trip During Steady State

During certain system faults, the current through the device can increase very rapidly. In such events, the device provides fast-trip response with a fixed threshold ( $I_{FT}$ ) during steady state. Once the current exceeds  $I_{FT}$ , the HFET is turned off completely within  $t_{FT}$ . Thereafter, the device remains latched-off until it's power cycled or reenabled by toggling the EN/UVLO pin.

LM7310 ZHCSLY9A - OCTOBER 2020 - REVISED DECEMBER 2020







#### 备注

The LM73100 fast-trip response is active only during steady state and offers one level of fast response to severe overcurrents of transient nature. However, for systems which may experience persistent faults such as short-circuits or overloads, it's recommended to use an additional level of overcurrent protection in series for safety.

## 7.3.5 Analog Load Current Monitor Output


The device allows the system to accurately monitor the output load current by providing an analog current sense output on the IMON pin which is proportional to the current through the FET. The user can sense the voltage  $(V_{IMON})$  across the R<sub>IMON</sub> to get a measure of the output load current.

$$I_{\text{OUT}}(A) = \frac{V_{\text{IMON}}(V) \ge 10^{-6}}{R_{\text{IMON}}(\Omega) \ge G_{\text{IMON}}(\mu A/A)}$$

(5)

The waveform below shows the IMON signal response to a dynamically varying load profile at the output.





 $V_{\text{IN}}$  = 12 V,  $C_{\text{OUT}}$  = 22  $~\mu$  F,  $R_{\text{IMON}}$  = 1.15 k  $^{\Omega}$  ,  $I_{\text{OUT}}$  varied dynamically between 0 A and 3.5 A

#### 图 7-5. Analog Load Current Monitor Output Response

备注

- 1. It's recommended to choose  $R_{IMON}$  such that  $V_{IMON} \leqslant 1.5$  V at the maximum DC load current.
- 2. It's also recommended to add a zener diode on the IMON pin to clamp the voltage below 1.8 V during high current transients.
- 3. Connect IMON pin to GND if not used. Do not leave the pin floating.

#### 7.3.6 Reverse Current Protection

The LM73100 functions like an ideal diode and blocks reverse current flow from OUT to IN under all conditions. The device has integrated back-to-back MOSFETs connected in a common drain configuration. The voltage drop between the IN and OUT pins is constantly monitored and the gate drive of the blocking FET (BFET) is adjusted as needed to regulate the forward voltage drop at  $V_{FWD}$ . This closed loop regulation scheme enables graceful turn off of the MOSFET during a reverse current event and ensures there's no DC reverse current flow.

The device also uses a conventional comparator ( $V_{REVTH}$ ) based reverse blocking mechanism to provide fast response to transient reverse currents. Once the device enters reverse current blocking condition, it waits for the ( $V_{IN} - V_{OUT}$ ) forward drop to exceed the  $V_{FWDTH}$  before it performs a fast recovery to reach full forward conduction state. This provides sufficient hysterisis to prevent supply noise or ripple from affecting the reverse current blocking response. The recovery from reverse current blocking is very fast ( $t_{SWRCB}$ ). This ensures minimum supply droop which is helpful in applications such as power MUX/ORing.





图 7-6. Reverse Current Blocking Response

The waveforms below illustrate the reverse current blocking performance in various scenarios.


During fast voltage step at output (e.g. hot-plug), the fast comparator based reverse blocking mechanism ensures minimum jump/glitch on the input rail.



## 图 7-7. Reverse Current Blocking Performance During Fast Voltage Step at Output

During slow voltage ramp at output, the linear ORing based reverse blocking mechanism ensures there's no DC current flow from OUT to IN, thereby avoiding input rail from getting slowly charged up to output voltage.






#### 图 7-8. Reverse Current Blocking Performance During Slow Voltage Ramp at Output

When the input supply droops or gets disconnected while the output storage element (capacitor bank or super capacitor) is charged to the full voltage, the linear ORing scheme minimizes the self-discharge from OUT to IN. This ensures maximum hold-up time for the output storage element in critical power back-up applications.

It also prevents incorrect supply presence indication in applications which sense the input voltage to detect if the supply is connected.





#### 7.3.7 Overtemperature Protection (OTP)

The LM73100 monitors the internal die temperature ( $T_J$ ) at all times and shuts down the part as soon as the temperature exceeds a safe operating level (TSD) thereby protecting the device from damage. The device will not turn back on until the junction cools down sufficiently, that is the die temperature falls below (TSD - TSD<sub>HYS</sub>).

When the device detects thermal overload, it will shut down and remain latched-off until the device is power cycled or re-enabled by toggling the EN/UVLO pin.

Enter TSD	Exit TSD
	$T_J < TSD$ - $TSD_{HYS}$ $V_{IN}$ cycled to 0 V and then above $V_{UVP(R)}$ OR EN/UVLO toggled below $V_{SD(F)}$

#### 表 7-1. Thermal Shutdown



### 7.3.8 Fault Response

The following table summarizes the LM73100 response to various fault conditions.

Event	Protection Response	Fault Latched Internally
Overtemperature	Shutdown	Y
Undervoltage (UVP or UVLO)	Shutdown	N
Input Reverse Polarity	Shutdown	N
Overvoltage	Shutdown	N
Reverse Current	Reverse Current Blocking	N
Transient overcurrent during steady state	Shutdown	Y

#### 表 7-2. Fault Summary

Faults which are not latched internally are automatically cleared once the trigger condition goes away and thereafter the device recovers without any external intervention. Faults which are latched internally can be cleared either by power cycling the part (pulling V<sub>IN</sub> to 0 V and then above V<sub>UVP(R)</sub>) or by pulling the EN/UVLO pin voltage below V<sub>SD(F)</sub>.

After a latched fault, pulling the EN/UVLO just below the UVLO threshold ( $V_{UVLO(F)}$ ) has no impact on the device.


#### 7.3.9 Power Good Indication (PG)

The LM73100 provides an active high digital output (PG) which serves as a power good indication signal and is asserted high depending on the voltage at the PGTH pin along with the device state information. The PG is an open-drain pin and needs to be pulled up to an external supply.

After power up, PG is pulled low initially. The device initiates a inrush sequence in which the HFET is turned on in a controlled manner. When the HFET gate voltage reaches the full overdrive indicating that the inrush sequence is complete and the voltage at PGTH is above  $V_{PGTH(R)}$ , the PG is asserted after a de-glitch time ( $t_{PGA}$ ).

PG is de-asserted if at any time during normal operation, the voltage at PGTH falls below  $V_{PGTH(F)}$ , or the device detects a fault. The PG de-assertion de-glitch time is  $t_{PGD}$ .







Event	Protection Response	PG Pin	PG Delay
Undervoltage (UVP or UVLO)	Shutdown	L	
Input Reverse Polarity	Shutdown	L	
Overvoltage (OVLO)	Shutdown	L	t <sub>PGD</sub>
Steady State	N/A	H (If PGTH pin voltage > V <sub>PGTH(R)</sub> ) L (If PGTH pin voltage < V <sub>PGTH(F)</sub> )	t <sub>PGA</sub> t <sub>PGD</sub>
Transient overcurrent during steady state	Fast-trip	H (If PGTH pin voltage > V <sub>PGTH(R)</sub> ) L (If PGTH pin voltage < V <sub>PGTH(F)</sub> )	t <sub>PGA</sub> t <sub>PGD</sub>
Reverse current ((V <sub>OUT</sub> - V <sub>IN</sub> ) > V <sub>REVTH</sub> )	Reverse current blocking	L	t <sub>PGD</sub>
Overtemperature	Shutdown	L	t <sub>PGD</sub>



When there is no supply to the device, the PG pin is expected to stay low. However, there is no active pull-down in this condition to drive this pin all the way down to 0 V. If the PG pin is pulled up to an independent supply which is present even if the device is unpowered, there can be a small voltage seen on this pin depending on the pin sink current, which is a function of the pull-up supply voltage and resistor. Minimize the sink current to keep this pin voltage low enough not to be detected as a logic HIGH by associated external circuits in this condition.

#### 7.4 Device Functional Modes

The device has one mode of operation that applies when operated within the Recommended Operating Conditions.



## 8 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

## 8.1 Application Information

The LM73100 is an integrated 5.5-A ideal diode that is typically used for power rail monitoring and protection applications. It operates from 2.7 V to 23 V with adjustable overvoltage and undervoltage protection. It provides ability to control inrush current and protection against input reverse polarity as well as reverse current conditions. It also has integrated analog load current monitoring and digital power good indication with adjustable threshold. It can be used in a variety of systems such as set-top boxes, smart speakers, handheld power tools/chargers, PC/notebooks and Retail ePOS (Point-of-sale) terminals.

The design procedure explained in the subsequent sections can be used to select the supporting component values based on the application requirement. Additionally, a spreadsheet design tool LM73100 Design Calculator is available in the web product folder.

#### 8.2 Single Device, Self-Controlled




图 8-1. Single Device, Self-Controlled

#### Other variations:


In a Host MCU controlled system, EN/UVLO or OVLO can also be driven from the host GPIO to control the device.

IMON pin can be connected to the MCU ADC input for current monitoring purpose.

Either  $V_{IN}$  or  $V_{OUT}$  can be used to drive the PGTH resistor divider depending on which supply needs to be monitored for power good indication.



### 8.2.1 Typical Application



\* Optional circuit components needed for transient protection depending on input and output inductance. Please refer to *Transient Protection* section for details.

#### 图 8-2. AC-DC Adapter Powered System - Barrel Jack Input Protection

#### 8.2.1.1 Design Requirements

PARAMETER	VALUE
Adapter nominal output voltage ( $V_{IN}$ )	12 V
Maximum input reverse voltage	- 12 V
Undervoltage threshold (V <sub>IN(UV)</sub> )	10.8 V
Overvoltage threshold (V <sub>IN(OV)</sub> )	13.2 V
Output Power Good threshold (V <sub>PG</sub> )	11.4 V
Max continuous current (I <sub>OUTmax</sub> )	5 A
Analog load current monitor voltage range (V <sub>IMONmax</sub> )	0.5 V
Output capacitance (C <sub>OUT</sub> )	470 μF
Output rise time (t <sub>R</sub> )	20 ms

#### 表 8-1. Design Parameters



#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 Setting Undervoltage and Overvoltage Thresholds

The supply undervoltage and overvoltage thresholds are set using the resistors R1, R2 & R3 whose values can be calculated using 5 R1 and 5 R2 for 7:

$$V_{IN(UV)} = \frac{V_{UVLO(R)} x (R1 + R2 + R3)}{R2 + R3}$$
(6)
$$V_{IN(OV)} = \frac{V_{OV(R)} x (R1 + R2 + R3)}{R3}$$
(7)

Where  $V_{UVLO(R)}$  is the UVLO rising threshold and  $V_{OV(R)}$  is the OVLO rising threshold . Because R1, R2 and R3 leak the current from input supply  $V_{IN}$ , these resistors must be selected based on the acceptable leakage current from input power supply  $V_{IN}$ . The current drawn by R1, R2 and R3 from the power supply is IR123 =  $V_{IN}$  / (R1 + R2 + R3). However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, IR123 must be chosen to be 20 times greater than the leakage current expected on the EN/UVLO and OVLO pins.

From the device electrical specifications, both the EN/UVLO and OVLO leakage currents are 0.1  $\mu$  A (max),  $V_{OV(R)} = 1.2$  V and  $V_{UVLO(R)} = 1.2$  V. From design requirements,  $V_{IN(OV)} = 13.2$  V and  $V_{IN(UV)} = 10.8$  V. To solve the equation, first choose the value of R1 = 470 k  $\Omega$  and use the above equations to solve for R2 = 10.7 k  $\Omega$  and R3= 48 k  $\Omega$ .

Using the closest standard 1% resistor values, we get R1 = 470 k  $\Omega$ , R2 = 11 k  $\Omega$ , and R3 = 47 k  $\Omega$ .

#### 8.2.1.2.2 Setting Output Voltage Rise Time (t<sub>R</sub>)

The slew rate (SR) needed to achieve the desired output rise time can be calculated as:

$$SR(V/ms) = \frac{V_{IN}(V)}{t_R(ms)} = \frac{12 V}{20 ms} = 0.6 V/ms$$
(8)

The  $C_{dVdt}$  needed to achieve this slew rate can be calculated as:

$$C_{dVdt} (pF) = \frac{2000}{SR (V/ms)} = \frac{2000}{0.6} = 3333 \text{ pF}$$
(9)

Choose the nearest standard capacitor value as 3300 pF.

For this slew rate, the inrush current can be calculated as:

$$I_{\text{INRUSH}}(\text{mA}) = \text{SR}(V/\text{ms}) \times C_{\text{OUT}}(\mu\text{F}) = 0.6 \times 470 = 282 \text{ mA}$$
(10)

The average power dissipation inside the part during inrush can be calculated as:

$$PD_{INRUSH}(W) = \frac{I_{INRUSH}(A) \times V_{IN}(V)}{2} = \frac{0.282 \times 12}{2} = 1.69 W$$
(11)

The power dissipation is below the allowed limit for a successful start-up without hitting thermal shut-down within the target rise time as shown in the  $\boxed{8}$  8-3.






图 8-3. Thermal shut-down plot during inrush

#### 8.2.1.2.3 Setting Power Good Assertion Threshold

The Power Good assertion threshold can be set using the resistors R4 & R5 connected to the PGTH pin whose values can be calculated as:

$$V_{PG} = \frac{V_{PGTH(R)} x (R4 + R5)}{R5}$$
(12)

Because R4 and R5 leak the current from the output rail  $V_{OUT}$ , these resistors must be selected to minimize the leakage current. The current drawn by R4 and R5 from the power supply is IR45 =  $V_{OUT}$  / (R4 + R5). However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, IR123 must be chosen to be 20 times greater than the PGTH leakage current expected.

From the device electrical specifications, PGTH leakage current is 1  $\mu$  A (max), V<sub>PGTH(R)</sub> = 1.2 V and from design requirements, V<sub>PG</sub> = 11.4 V. To solve the equation, first choose the value of R4 = 47 k  $\Omega$  and calculate R5 = 5.52 k  $\Omega$ . Choose nearest 1% standard resistor value as R5 = 5.6 k  $\Omega$ .

#### 8.2.1.2.4 Setting Analog Current Monitor Voltage (IMON) Range

The analog current monitor voltage range can be set using the R<sub>IMON</sub> resistor whose value can be calculated as:

$$R_{\rm IMON}(\Omega) = \frac{V_{\rm IMONmax}(V) \times 10^{-6}}{I_{\rm OUTmax}(A) \times G_{\rm IMON}(\mu A/A)} = \frac{0.5 \times 10^{-6}}{5 \times 182} = 549.5 \,\Omega$$
(13)


Choose nearest 1% standard resistor value as 549  $\Omega$ .

备注

An additional 1.8 V zener may be needed in parallel with the R<sub>IMON</sub> in applications which expect large transient currents. Please refer to the *Analog Load Current Monitor* section for more details.




## 8.2.1.3 Application Curves



## 8.3 Active ORing

A typical redundant power supply configuration is shown in 🕅 8-7 below. Schottky ORing diodes have been popular for connecting parallel power supplies, such as parallel operation of wall adapter with a battery or a holdup storage capacitor. Similar ORing requirements can be seen in end equipements such as PC, Notebook, Docking stations, Monitors etc.. which can take power from multiple USB ports and/or power adapter. The disadvantage of using ORing diodes is high voltage drop and associated power loss. The LM73100 with integrated, low-ohmic, back-to-back FETs provides a simple and efficient solution. Figure below shows the Active ORing implementation using the devices.








The linear ORing mechanism in LM73100 ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

The following waveforms illustrate the active ORing behavior.



When bus voltages (IN1 and IN2) are matched, device in each rail sees a forward voltage drop and is ON delivering the load current. During this period, current is shared between the rails in the ratio of differential voltage drop across each device.



In addition to supply ORing, the devices protect the system from overvoltage, excessive inrush current and transient overcurrent events during steady state.

#### 备注

- 1. ORing can be done either between two similar rails (such as 12 V & 12 V; 3.3 V & 3.3 V) or between dissimilar rails (such as 12 V & 5 V).
- For ORing cases with skewed voltage combinations, care must be taken to design circuit components on PGTH, EN/UVLO & OVLO pins for the lower voltage channel device such that the absolute maximum ratings on those pins are not exceeded when higher voltage is present on the other channel. Also, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to *Absolute Maximum Ratings* and *Recommended Operating Conditions* tables for more details.

#### 8.4 Priority Power MUXing

Applications having two or more power sources such as POS terminals, Tablets and other portable battery powered equipment require preference of one source to another. For example, mains power (wall-adapter) has the priority over the internal battery back-up power. These applications demand for switchover from mains power to backup power only when main input voltage falls below a user defined threshold. The LM73100 devices provide a simple solution for priority power multiplexing needs.

Image 8-10 below shows a typical priority power multiplexing implementation using LM73100 devices. When the primary (priority) power source (IN1) is present and above the undervoltage (UVLO) threshold, the primary path device path powers the OUT bus irrespective of whether auxiliary supply voltage condition. The device in auxiliary path is held in off condition by forcing its OVLO pin to high using the EN/UVLO signal of the primary path device.

Once the primary supply voltage falls below the user-defined undervoltage threshold (UVLO), the primary path device is turned off. At the same the auxiliary, the auxiliary path device turns on and starts delivering power to the load.

In this configuration, supply overvoltage protection is not available on both channels.

The PG pins of the devices can be used as a digital indication to identify which of the 2 supplies is active and delivering power to the load.


A key consideration in power MUXing applications is the minimum voltage the output bus droops to during the switchover from one supply to another. This in turn depends on multiple factors including the output load current ( $I_{LOAD}$ ), output bus hold-up capacitance ( $C_{OUT}$ ) and switchover time ( $t_{SW}$ ).


While switching from one supply rail to the other, the minimum bus voltage can be calculated using  $\overline{\beta}$   $\mathbb{R}$ 式 14 below. Here, the maximum switchover time (t<sub>SW</sub>) is the time taken by the device to turn on and start delivering power to the load, which is equal to the device turn on time (t<sub>ON</sub>), which in turn includes the turn on delay (t<sub>D,ON</sub>) and rise time (t<sub>R</sub>) determined by the dVdt capacitor (C<sub>dVdt</sub>) and bus voltage.

$$V_{\text{OUT}(\text{min})}\left(V\right) = min\left(V_{\text{IN1}},V_{\text{IN2}}\right) - \frac{t_{\text{SW}}\left(\mu s\right) \times I_{\text{LOAD}}\left(A\right)}{C_{\text{OUT}}\left(\mu F\right)}$$

(14)







备注

- Power MUXing can be done either between two similar rails (such as 12-V Primary & 12-V Aux; 3.3-V Primary & 3.3-V Aux) or between dissimilar rails (such as 12 V-Primary & 5-V Aux or vice versa).
- 2. For Power MUXing cases with skewed voltage combinations, care must be taken to design circuit components on PGTH, EN/UVLO & OVLO pins for the lower voltage channel devices such that the absolute maximum ratings on those pins are not exceeded when higher voltage is present on the other channel. Also, the dVdt pin capacitor rating should be chosen based on the highest of the 2 supplies. Refer to *Absolute Maximum Ratings* and *Recommended Operating Conditions* tables for more details.




### 8.5 USB PD Port Protection

End equipments like PC, Notebooks, Docking Stations, Monitors etc. have USB PD ports which can be configured as DFP (Source), UFP (Sink) or DRP (Source+Sink). LM73100 can be used independently or in conjunction with TPS259470x to handle the power path protection requirements of USB PD ports as shown in 🕅 8-11 below.

LM73100 provides overvoltage protection on the sink path, while blocking reverse current from internal sink rail to the port.

TPS259470x provides overcurrent & short-circuit protection in the source path, while blocking any reverse current from the port to the internal source power rail. The fast recovery from reverse current blocking ensures minimum supply droop during Fast Role Swap (FRS) events. The PD controller can also use the OVLO pin as an active low enable signal to control the power path. Holding the OVLO pin high keeps the device in OFF state in sink mode and blocks current in both directions. Once the PD controller determines the need to start sourcing power, it can pull the OVLO pin low to trigger a fast recovery from OFF to ON state, meeting the FRS timing requirements.




#### 图 8-11. USB PD Port Protection

The linear ORing mechanism in TPS259470x & LM73100 ensures that there's no reverse current flowing from one power source to the other during fast or slow ramp of either supply.

The following waveforms illustrate the LM73100 reverse current blocking behavior in USB applications.





### 8.6 Parallel Operation

Applications which need higher steady state current can use multiple LM73100 devices connected in parallel as shown in 🖉 8-14 below. In this configuration, the first device turns on initially to provide the inrush current limiting. The second device is held in an OFF state by driving its EN/UVLO pin low by the PG signal of the first device. Once the inrush sequence is complete, the first device asserts its PG pin high, allowing the second device to turn. The second device asserts its PG signal to indicate that it has turned on fully, thereby indicating to the system that the parallel combination is ready to deliver the full steady state current.

Once in steady state, the devices share current nearly equally. There could be a slight skew in the currents depending on the part-to-part variation in the R<sub>ON</sub> as well as the PCB trace resistance mismatch.




图 8-14. Two Devices Connected in Parallel for Higher Steady State Current Capability





where

- V<sub>IN</sub> is the nominal supply voltage.
- I<sub>LOAD</sub> is the load current.
- L<sub>IN</sub> equals the effective inductance seen looking into the source.

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the absolute maximum ratings of the device. In some cases, even if the maximum amplitude of the transients is below the absolute maximum rating of the device, a TVS can help to absorb the excessive energy dump and prevent it from creating very fast transient voltages on the input supply pin of the IC, which can couple to the internal control circuits and cause unexpected behavior.

备注 If there's a likelihood of input reverse polarity in the system, it's recommended to use a bi-directional TVS, or a reverse blocking diode in series with the TVS.

The circuit implementation with optional protection components is shown in 89-1.

www.ti.com.cn
---------------

### 9 Power Supply Recommendations

The LM73100 devices are designed for a supply voltage range of 2.7 V  $\leq$  V<sub>IN</sub>  $\leq$  23 V. An input ceramic bypass capacitor higher than 0.1 µF is recommended if the input supply is located more than a few inches from the device. The power supply must be rated higher than the set current limit to avoid voltage droops during overcurrent and short-circuit conditions.

The maximum negative voltage the device can handle at the input is limited to -15 V or V<sub>OUT</sub> - 21 V, whichever is higher. Any low voltage signals (e.g. EN/UVLO, OVLO, PGTH) derived from the input supply must have a sufficiently large pull-up resistor to limit the current through those pins to < 10  $\mu$ A during reverse polarity conditions. Please refer to Absolute Maximum Ratings table for more details.


### 9.1 Transient Protection

When the device interrupts current flow in the case of a fast-trip event or during normal switch off, the input inductance generates a positive voltage spike on the input, and the output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on the value of inductance in series to the input or output of the device. Such transients can exceed the absolute maximum ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Minimize lead length and inductance into and out of the device.
- Use a large PCB GND plane.
- Connect a Schottky diode from the OUT pin ground to absorb negative spikes.
- Connect a low ESR capacitor of value greater than 1  $\mu$  F at the OUT pin very close to the device.
- Use a low-value ceramic capacitor  $C_{IN} = 1 \mu F$  to absorb the energy and dampen the transients. The capacitor voltage rating should be atleast twice the input supply voltage to be able to withstand the positive voltage excursion during inductive ringing.

The approximate value of input capacitance can be estimated with 方程式 15:

VSPIKE(Absolute) = VIN + ILOAD X  $\sqrt{\frac{\text{LIN}}{\text{CIN}}}$ 



C<sub>IN</sub> is the capacitance present at the input.

39

(15)






图 9-1. Circuit Implementation with Optional Protection Components



### 10 Layout

### **10.1 Layout Guidelines**

- For all applications, a ceramic decoupling capacitor of 0.1 µ F or greater is recommended between the IN terminal and GND terminal.
- The optimal placement of the decoupling capacitor is closest to the IN pin and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN pin and the GND terminal of the IC.
- High current-carrying power-path connections must be as short as possible and must be sized to carry at least twice the full-load current.
- The GND terminal of the device must be tied to the PCB ground plane at the terminal of the IC with the shortest possible trace. The PCB ground must be a copper plane or island on the board. It's recommended to have a separate ground plane island for the device. This plane doesn't carry any high currents and serves as a quiet ground reference for all the critical analog signals of the device. The device ground plane should be connected to the system power ground plane using a star connection.
- The IN and OUT pins are used for heat dissipation. Connect to as much copper area on top and bottom PCB layers using as possible with thermal vias. The vias under the device also help to minimize the voltage gradient accross the IN and OUT pads and distribute current unformly through the device, which is essential to achieve the best on-resistance and current sense accuracy.
- Locate the following support components close to their connection pins:
  - R<sub>IMON</sub>
  - C<sub>dVdT</sub>
  - Resistors for the EN/UVLO, OVLO and PGTH pins
- Connect the other end of the component to the GND pin of the device with shortest trace length. The trace
  routing for the C<sub>dVdt</sub> must be as short as possible to reduce parasitic effects on the soft-start timing. These
  traces must not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes must be placed physically close to the device they are intended to protect. These protection devices must be routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended between OUT terminal and GND terminal to address negative transients due to switching of inductive loads. It's also recommended to add a ceramic decoupling capacitor of 1 µ F or greater between OUT and GND. These components must be physically close to the OUT pins. Care must be taken to minimize the loop area formed by the Schottky diode/bypass-capacitor connection, the OUT pin and the GND terminal of the IC.



### 10.2 Layout Example




图 10-1. Layout Example - Single LM73100 with PGTH Referred to OUT






图 10-2. Layout Example - 2 x LM73100 in ORing Configuration



### **11 Device and Documentation Support**

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

- LM73100EVM Ideal Diode Evaluation Board
- Application note eFuses for USB Type-C protection
- LM73100 Design Calculator

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

**TI E2E<sup>™</sup>** 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 11.4 商标

### TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.6 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM73100RPWR	ACTIVE	VQFN-HR	RPW	10	3000	RoHS & Green	Call TI   SN	Level-2-260C-1 YEAR	-40 to 125	2AEH	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM73100RPWR	VQFN- HR	RPW	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

17-Mar-2022



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM73100RPWR	VQFN-HR	RPW	10	3000	210.0	185.0	35.0

# **RPW0010A**

# PACKAGE OUTLINE

### VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




# <u>RPW0010A</u>

### **EXAMPLE BOARD LAYOUT**

### VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **RPW0010A**

### **EXAMPLE STENCIL DESIGN**

### VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司