











LM5122ZA

ZHCSI53A - MAY 2018 - REVISED NOVEMBER 2018

具有多相功能的 LM5122ZA 宽输入同步升压控制器

1 特性

- 最大输入电压: 65V
- 最小输入电压为 3V(启动时为 4.5V)
- 输出电压高达 100V
- 旁路 (V_{OUT} = V_{IN}) 运行
- 1.2V 基准电压,精度为 ±1%
- 自由运行和高达 1MHz 的可同步开关频率
- 峰值电流模式控制
- 稳健耐用的 3A 集成栅极驱动器
- 自适应死区时间控制
- 可选二极管仿真模式
- 可编程逐周期电流限制
- 间断模式过载保护
- 可编程线路欠压锁定 (UVLO)
- 可编程软启动
- 热关断保护
- 低关断静态电流: 9μA
- 可编程斜率补偿
- 可编程跳周期模式可减少待机功耗
- 允许使用外部 VCC 电源
- 电感器分布式直流电阻 (DCR) 电流检测功能
- 多相功能
- 耐热增强型 24 引脚散热薄型小外形尺寸 (HTSSOP)

2 应用

- 12V、24V 和 48V 电源系统
- 无线基础设施
- 音频电源
- 大电流升压电源

3 说明

LM5122ZA 是一款具有多相功能的同步升压控制器,适用于高效同步升压稳压器 运行。控制方法基于峰值电流模式控制。电流模式控制可提供固有线路前馈、逐周期电流限制和简便的环路补偿。

开关频率可编程至高达 1MHz。通过两个支持自适应死区时间控制的稳健耐用型 N 沟道 MOSFET 栅极驱动器来实现更高效率。一个用户可选的二极管仿真模式还支持非连续模式运行,从而提高轻负载条件下的效率。


一个内部电荷泵可实现高侧同步开关的 100% 占空比(旁路运行)。一个 180° 相移时钟输出可实现简单的多相位交错配置。其他 功能 包括热关断、频率同步、间断模式电流限制和可调线路欠压锁定。

器件信息(1)

	, , ,	
器件编号	封装	封装尺寸 (标称值)
LM5122ZA	HTSSOP (24)	7.80mm × 4.40mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化应用示意图



Copyright © 2017, Texas Instruments Incorporated



		目录			
1	特性			7.4 Device Functional Modes	21
2	应用1		8	Application and Implementation	24
3	说明1			8.1 Application Information	24
4	修订历史记录 2			8.2 Typical Application	34
5	Pin Configuration and Functions		9	Power Supply Recommendations	42
6	Specifications5		10	Layout	42
-	6.1 Absolute Maximum Ratings			10.1 Layout Guidelines	
	6.2 ESD Ratings			10.2 Layout Example	42
	6.3 Recommended Operating Conditions		11	器件和文档支持	43
	6.4 Thermal Information			11.1 接收文档更新通知	43
	6.5 Electrical Characteristics			11.2 社区资源	43
	6.6 Typical Characteristics			11.3 商标	
7	Detailed Description			11.4 静电放电警告	
	7.1 Overview			11.5 术语表	43
	7.2 Functional Block Diagram		12	机械、封装和可订购信息	43

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Cł	nanges from Original (May 2018) to Revision A	Page
•	首次发布生产数据数据表	1



5 Pin Configuration and Functions

PWP Package 24-Pin HTSSOP With Exposed Pad Top View



Pin Functions

Р	IN	TYPE ⁽¹⁾	DECODINE			
NAME NO.		I YPE''	DESCRIPTION			
AGND	11	G	\\Analog ground connection. Return for the internal voltage reference and\ analog circuits.			
BST	24	Р	High-side driver supply for bootstrap gate drive. Connect to the cathode of the external bootstrap diode and to the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-side N-channel MOSFET gate and should be placed as close to controller as possible. An internal BST charge pump supplies 200-µA current into bootstrap capacitor for bypass operation.			
СОМР	13	О	Output of the internal error amplifier. Connect the loop compensation network between this pin and the FB pin.			
CSN	4	I	verting input of current sense amplifier. Connect to the negative-side of the current sense sistor.			
CSP	5	I	Non-inverting input of current sense amplifier. Connect to the positive-side of the current sense resistor.			
FB	12	I	Feedback. Inverting input of the internal error amplifier. A resistor divider from the output to this pin sets the output voltage level. The regulation threshold at the FB pin is 1.2 V. The controller is configured as slave mode if the FB pin voltage is above 2.7 V at initial power-on.			
НО	23	0	High-side N-channel MOSFET gate drive output. Connect to the gate of the high-side synchronous N-channel MOSFET switch through a short, low inductance path.			
LO	18	0	Low-side N-channel MOSFET gate drive output. Connect to the gate of the low-side N-channel MOSFET switch through a short, low inductance path.			
MODE	15	I	Switching mode selection pin. 700-k Ω pullup and 100-k Ω pulldown resistor internal hold MODE pin to 0.15 V as a default. By adding external pullup or pulldown resistor, MODE pin voltage can be programmed. When MODE pin voltage is greater than 1.2-V diode emulation mode threshold, forced PWM mode is enabled, allowing current to flow in either direction through the high-side N-channel MOSFET switch. When MODE pin voltage is less than 1.2 V, the controller works in diode emulation mode. Skip cycle comparator is activated as a default. If MODE pin is grounded, the controller still operates in diode emulation mode, but the skip cycle comparator will not be triggered in normal operation, this enables pulse skipping operation at light load.			



Pin Functions (continued)

Р	IN	TYPE ⁽¹⁾	DECODIDETION			
NAME NO.		IYPE	DESCRIPTION			
ОРТ	2	I	Clock synchronization selection pin. This pin also enables/disables SYNCOUT related with master/slave configuration. The OPT pin should not be left floating.			
PGND	17	G	Power ground connection pin for low-side N-channel MOSFET gate driver. Connect directly to the source terminal of the low-side N-channel MOSFET switch.			
RES	16	0	The restart timer pin for an external capacitor that configures hiccup mode off-time and restart delay during over load conditions. Connect directly to the AGND when hiccup mode operation is not required.			
SLOPE	14	I	Slope compensation is programmed by a single resistor between SLOPE and the AGND.			
SS	9	1	Soft-start programming pin. An external capacitor and an internal 10-μA current source set the ramp rate of the internal error amplifier reference during soft-start.			
SW	22	I/O	Switching node of the boost regulator. Connect to the bootstrap capacitor, the source terminal of the high-side N-channel MOSFET switch and the drain terminal of the low-side N-channel MOSFET switch through short, low inductance paths.			
SYNCIN/RT	10	I	The internal oscillator frequency is programmed by a single resistor between RT and the AGND. The internal oscillator can be synchronized to an external clock by applying a positive pulse signal into this SYNCIN pin. The recommended maximum internal oscillator frequency in master configuration is 2 MHz which leads to 1 MHz maximum switching frequency.			
SYNCOUT	1	0	Clock output pin. SYNCOUT provides 180° shifted clock output for an interleaved operation. SYNCOUT pin can be left floating when it is not used. See <i>Slave Mode and SYNCOUT</i> section.			
UVLO	8	I	Undervoltage lockout programming pin. If the UVLO pin is below 0.4 V, the regulator is in the shutdown mode with all functions disabled. If the UVLO pin voltage is greater than 0.4 V and below 1.2 V, the regulator is in standby mode with the VCC regulator operational and no switching at the HO and LO outputs. If the UVLO pin voltage is above 1.2 V, the start-up sequence begins. A 10- μ A current source at UVLO pin is enabled when UVLO exceeds 1.2 V and flows through the external UVLO resistors to provide hysteresis. The UVLO pin should not be left floating.			
VCC	19	P/O/I	VCC bias supply pin. Locally decouple to PGND using a low ESR/ESL capacitor located as close as possible to controller.			
VIN	6	P/I	Supply voltage input source for the VCC regulator. Connect to input capacitor and source power supply connection with short, low impedance paths.			
EP		N/A	Exposed pad of the package. Must be soldered to the large ground plane to reduce thermal resistance.			
NC	3, 7, 20, 21		No electrical contact			



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN, CSP, CSN	-0.3	75	V
	BST to SW, FB, MODE, UVLO, OPT, VCC ⁽²⁾	-0.3	15	V
lanut	SW	- 5	105	V
Input	BST	-0.3	115	V
	SS, SLOPE, SYNCIN/RT	-0.3	7	V
	CSP to CSN, PGND	-0.3	0.3	V
	HO to SW	-0.3	BST to SW + 0.3	V
Output ⁽³⁾	LO	-0.3	VCC + 0.3	V
	COMP, RES, SYNCOUT	-0.3	7	V
Thermal	Junction temperature, T _J	-40	150	°C
Storage tempe	erature, T _{stg}	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Unless otherwise specified, all voltages are referenced to AGND pin.

6.2 ESD Ratings

			VALUE	UNIT
.,	Electrostatic	Human body model (HBM), per JESD22-A114 (1)	±2000	
V _(ESD)	discharge	Charged device model (CDM), per JESD22-C101 (2)	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ See Application and Implementation when input supply voltage is less than the VCC voltage.

⁽³⁾ All output pins are not specified to have an external voltage applied.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input supply voltage (2)	VIN	4.5	65	V
Low-side driver bias voltage	VCC		14	V
High-side driver bias voltage	BST to SW	3.8	14	V
Current sense common mode range (2)	CSP, CSN	3	65	V
Switch node voltage	SW		100	V
Junction temperature, T _J		-40	125	°C

⁽¹⁾ Recommended Operating Conditions are conditions under which operation of the device is intended to be functional, but do not ensure specific performance limits.

6.4 Thermal Information

		LM5122ZA PWP (HTSSOP) 24 PINS 29.6	
	THERMAL METRIC ⁽¹⁾	PWP (HTSSOP)	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	29.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.1	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIN SUPPL	Y					
I _{SHUTDOWN}	VIN shutdown current	V _{UVLO} = 0 V		9	17	μA
I _{BIAS}	VIN operating current (exclude the current into RT resistor)	V _{UVLO} = 2 V, non-switching		4	5	mA
VCC REGU	LATOR				·	
V _{CC(REG)}	VCC regulation	No load	6.9	7.6	8.3	V
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V _{VIN} = 4.5 V, no external load			0.25	V
	VCC dropout (VIN to VCC)	V _{VIN} = 4.5 V, I _{VCC} = 25 mA		0.28	0.5	V
	VCC sourcing current limit	V _{VCC} = 0 V	50	62		mA
	VCC operating current (exclude	V _{VCC} = 8.3 V		3.5	5	mA
I _{VCC}	the current into RT resistor)	V _{VCC} = 12 V		4.5	8	mA
	VCC under altere threehold	VCC rising, V _{VIN} = 4.5 V	3.9	4	4.1	V
	VCC undervoltage threshold	VCC falling, V _{VIN} = 4.5 V			3.7	V
	VCC undervoltage hysteresis			0.385		V
UNDERVO	LTAGE LOCKOUT				·	
	UVLO threshold	UVLO rising	1.17	1.2	1.23	V
	UVLO hysteresis current	V _{UVLO} = 1.4 V	7	10	13	μΑ
	UVLO standby enable threshold	UVLO rising	0.3	0.4	0.5	V
	UVLO standby enable hysteresis			0.1	0.125	V

⁽²⁾ Minimum VIN operating voltage is always 4.5 V. The minimum input power supply voltage can be 3 V after start-up, assuming VIN voltage is supplied from an available external source.



Electrical Characteristics (continued)

ourposes o	•	TEST CONDITIONS	MINI	TVD	MAY	LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
MODE						
	Diode emulation mode threshold	MODE rising	1.2	1.24	1.28	V
	Diode emulation mode hysteresis			0.1		V
	Default MODE voltage		145	155	170	mV
	Default skip cycle threshold	COMP rising, measured at COMP		1.290		V
	Default drup dydio u modriola	COMP falling, measured at COMP		1.245		V
	Skip cycle hysteresis	Measured at COMP		40		mV
ERROR AN	IPLIFIER					
V_{REF}	FB reference voltage	Measured at FB, V _{FB} = V _{COMP}	1.188	1.2	1.212	V
	FB input bias current	$V_{FB} = V_{REF}$		5		nA
	00115	I _{SOURCE} = 2 mA, V _{VCC} = 4.5 V	2.75			V
V_{OH}	COMP output high voltage	I _{SOURCE} = 2 mA, V _{VCC} = 12 V	3.4			V
V _{OL}	COMP output low voltage	I _{SINK} = 2 mA			0.25	V
A _{OL}	DC gain	OH III		80		dB
f _{BW}	Unity gain bandwidth			3		MHz
-D//	Slave mode threshold	FB rising		2.7	3.4	V
OSCILLAT		1.2 Horning			0.1	•
	Switching frequency 1	$R_T = 20 \text{ k}\Omega$	400	450	500	kHz
f _{SW1}	Switching frequency 2	$R_T = 10 \text{ k}\Omega$	775	875	975	kHz
f _{SW2}	<u> </u>	KT = 10 K22	113		913	V
	RT output voltage	DT sieles		1.2	2.0	
	RT sync rising threshold	RT rising	4.0	2.5	2.9	V
	RT sync falling threshold	RT falling	1.6	2		V
	Minimum sync pulse width		100			ns
SYNCOUT		T				
	SYNCOUT high-state voltage	I _{SYNCOUT} = -1 mA	3.3	4.3		V
	SYNCOUT low-state voltage	I _{SYNCOUT} = 1 mA		0.15	0.25	V
OPT						
	Synchronization selection threshold	OPT rising	2	3	4	V
SLOPE CO	MPENSATION					
	SLOPE output voltage		1.17	1.2	1.23	V
		$R_{SLOPE} = 20 \text{ k}\Omega, f_{SW} = 100 \text{ kHz}, 50\% \text{ duty}$ cycle, $T_J = -40^{\circ}\text{C}$ to 125°C	1.375	1.65	1.925	V
V _{SLOPE}	Slope compensation amplitude	R_{SLOPE} = 20 kΩ, f_{SW} = 100 kHz, 50% duty cycle, T_J = 25°C	1.4	1.65	1.9	V
SOFT STA	RT					
I _{SS-SOURCE}	SS current source	V _{SS} = 0 V	7.5	10	12	μA
OC COCINOL	SS discharge switch R _{DS-ON}			13		Ω
PWM COM						
		V _{VCC} = 5.5 V		330	400	ns
t _{LO-OFF}	Forced LO off-time	V _{VCC} = 4.5 V		560	750	ns
					130	
t _{ON-MIN}	Minimum LO on-time	$R_{SLOPE} = 20 \text{ k}\Omega$		150		ns
		$R_{SLOPE} = 200 \text{ k}\Omega$		300	4 5 -	ns
	COMP to PWM voltage drop	$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } 125^{\circ}{\rm C}$	0.95	1.1	1.25	V
	5 ,	$T_J = 25^{\circ}C$	1	1.1	1.2	V



Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CURRENT	SENSE / CYCLE-BY-CYCLE CUR	RENT LIMIT				
. ,	Cycle-by-cycle current limit	CSP to CSN, $T_J = -40$ °C to 125°C	65.5	75	87.5	mV
V _{CS-TH1}	threshold	CSP to CSN, T _J = 25°C	67	75	86	mV
. ,		CSP to CSN, rising		7		mV
V _{CS-ZCD}	Zero cross detection threshold	CSP to CSN, falling	0.5	6	12	mV
	Current sense amplifier gain			10		V/V
I _{CSP}	CSP input bias current			12		μA
I _{CSN}	CSN input bias current			11		μA
	Bias current matching	I _{CSP} – I _{CSN}	-2.5	1	8.75	μA
	CS to LO delay	Current sense / current limit delay		150		ns
HICCUP-M	ODE RESTART	,				
V _{RES}	Restart threshold	RES rising	1.15	1.2	1.25	V
		RES rising		4.2		V
V _{HCP-} UPPER	Hiccup counter upper threshold	RES rising, V _{VIN} = V _{VCC} = 4.5 V		3.6		V
		RES falling		2.15		V
V _{HCP} - LOWER	Hiccup counter lower threshold	RES falling, V _{VIN} = V _{VCC} = 4.5 V		1.85		V
I _{RES} -	RES current source1	Fault-state charging current	20	30	40	μΑ
I _{RES-SINK1}	RES current sink1	Normal-state discharging current		5		μΑ
I _{RES-} SOURCE2	RES current source2	Hiccup-mode off-time charging current		10		μΑ
I _{RES-SINK2}	RES current sink2	Hiccup-mode off-time discharging current		5		μΑ
	Hiccup cycle			8		Cycles
	RES discharge switch R _{DS-ON}			40		Ω
	Ratio of hiccup mode off-time to restart delay time			122		
HO GATE	DRIVER					
V _{OHH}	HO high-state voltage drop	$I_{HO} = -100 \text{ mA}, V_{OHH} = V_{BST} - V_{HO}$		0.15	0.24	V
V _{OLH}	HO low-state voltage drop	$I_{HO} = 100 \text{ mA}, V_{OLH} = V_{HO} - V_{SW}$		0.1	0.18	V
	HO rise time (10% to 90%)	$C_{LOAD} = 4700 \text{ pF}, V_{BST} = 12 \text{ V}$		25		ns
	HO fall time (90% to 10%)	$C_{LOAD} = 4700 \text{ pF}, V_{BST} = 12 \text{ V}$		20		ns
i	Peak HO source current	$V_{HO} = 0 \text{ V}, V_{SW} = 0 \text{ V}, V_{BST} = 4.5 \text{ V}$		0.8		Α
ОНН	reak no source current	$V_{HO} = 0 \text{ V}, V_{SW} = 0 \text{ V}, V_{BST} = 7.6 \text{ V}$		1.9		Α
i	Peak HO sink current	$V_{HO} = V_{BST} = 4.5 \text{ V}$		1.9		Α
OLH	reak no sink current	$V_{HO} = V_{BST} = 7.6 \text{ V}$		3.2		Α
BST	BST charge pump sourcing current	V _{VIN} = V _{SW} = 9. V , V _{BST} - V _{SW} = 5 V	100	200		μΑ
	PST charge nump regulation	B_{ST} to SW, I_{BST} = -70 μA, V_{VIN} = V_{SW} = 9 V	5.3	6.2	6.75	V
	BST charge pump regulation	B_{ST} to SW, I_{BST} = -70 μ A, V_{VIN} = V_{SW} = 12 V	7	8.5	9	٧
	BST to SW undervoltage		2	3	3.5	V
	BST DC bias current	V _{BST} – V _{SW} = 12 V, V _{SW} = 0 V		30	45	μA




Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LO GAT	E DRIVER		-			
V _{OHL}	LO high-state voltage drop	$I_{LO} = -100 \text{ mA}, V_{OHL} = V_{VCC} - V_{LO}$		0.15	0.25	V
V _{OLL}	LO low-state voltage drop	I_{LO} = 100 mA, V_{OLL} = V_{LO}		0.1	0.17	V
	LO rise time (10% to 90%)	C _{LOAD} = 4700 pF		25		ns
	LO fall time (90% to 10%)	C _{LOAD} = 4700 pF		20		ns
I _{OHL}	Peak LO source current	V _{LO} = 0 V, V _{VCC} = 4.5 V		0.8		Α
		V _{LO} = 0 V		2		Α
I _{OLL}	Peak LO sink current	$V_{LO} = V_{VCC} = 4.5 \text{ V}$		1.8		Α
		$V_{LO} = V_{VCC}$		3.2		Α
SWITCH	IING CHARACTERISTICS	•	•		•	
t _{DLH}	LO fall to HO rise delay	No load, 50% to 50%	50	80	145	ns
t _{DHL}	HO fall to LO rise delay	No load, 50% to 50%	60	80	105	ns
THERM	AL					
T _{SD}	Thermal shutdown	Temperature rising		165		°C
	Thermal shutdown hysteresis			25		°C


TEXAS INSTRUMENTS

6.6 Typical Characteristics






Typical Characteristics (continued)



TEXAS INSTRUMENTS

Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM5122ZA wide input range synchronous boost controller features all of the functions necessary to implement a highly efficient synchronous boost regulator. The regulator control method is based upon peak-current-mode control. Peak-current-mode control provides inherent line feedforward and ease of loop compensation. This highly integrated controller provides strong high-side and low-side N-channel MOSFET drivers with adaptive dead-time control. The switching frequency is user programmable up to 1 MHz set by a single resistor or synchronized to an external clock. The 180°-shifted clock output of the LM5122ZA enables easy multi-phase configuration.

The control mode of high-side synchronous switch can be configured as either forced PWM (FPWM) or diode-emulation mode. Fault protection features include cycle-by-cycle current limiting, hiccup-mode overload protection, thermal shutdown and remote shutdown capability by pulling down the UVLO pin. The UVLO input enables the controller when the input voltage reaches a user selected threshold, and provides a tiny $9-\mu$ A shutdown quiescent current when pulled low. The device is available in a 24-pin HTSSOP package featuring an exposed pad to aid in thermal dissipation.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated



7.3 Feature Description

7.3.1 Undervoltage Lockout (UVLO)

The LM5122ZA features a dual level UVLO circuit. When the UVLO pin voltage is less than the 0.4-V UVLO standby enable threshold, the LM5122ZA is in the shutdown mode with all functions disabled. The shutdown comparator provides 0.1 V of hysteresis to avoid chatter during transition. If the UVLO pin voltage is greater than 0.4 V and below 1.2 V during power up, the controller is in standby mode with the VCC regulator operational and no switching at the HO and LO outputs. This feature allows the UVLO pin to be used as a remote shutdown function by pulling the UVLO pin down below the UVLO standby enable threshold with an external open collector or open drain device.




Figure 16. UVLO Remote Standby and Shutdown Control

If the UVLO pin voltage is above the 1.2-V UVLO threshold and VCC voltage exceeds the VCC UV threshold, a start-up sequence begins. UVLO hysteresis is accomplished with an internal 10- μ A current source that is switched on or off into the impedance of the UVLO setpoint divider. When the UVLO pin voltage exceeds 1.2 V, the current source is enabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 1.2-V UVLO threshold, the current source is disabled causing the voltage at the UVLO pin to quickly fall. In addition to the UVLO hysteresis current source, a 5- μ s deglitch filter on both rising and falling edge of UVLO toggling helps preventing chatter upon power up or down.

An external UVLO setpoint voltage divider from the supply voltage to AGND is used to set the minimum input operating voltage of the regulator. The divider must be designed such that the voltage at the UVLO pin is greater than 1.2 V when the input voltage is in the desired operating range. The maximum voltage rating of the UVLO pin is 15 V. If necessary, the UVLO pin can be clamped with an external zener diode. The UVLO pin should not be left floating. The values of $R_{\text{UV}1}$ and $R_{\text{UV}2}$ can be determined from Equation 1 and Equation 2.

$$R_{\text{UV2}} = \frac{V_{\text{HYS}}}{10\mu\text{A}} \left[\Omega\right] \tag{1}$$

$$R_{UV1} = \frac{1.2V \times R_{UV2}}{V_{IN(STARTUP)} - 1.2V} \left[\Omega\right]$$
(2)

where

- V_{HYS} is the desired UVLO hysteresis
- V_{IN(STARTUP)} is the desired startup voltage of the regulator during turn-on.

Typical shutdown voltage during turn-off can be calculated as follows:

$$V_{IN(SHUTDOWN)} = V_{IN(STARTUP)} - V_{HYS}[V]$$
(3)

7.3.2 High-Voltage VCC Regulator

The LM5122ZA contains an internal high-voltage regulator that provides typical 7.6 V VCC bias supply for the controller and N-channel MOSFET drivers. The input of VCC regulator, VIN, can be connected to an input voltage source as high as 65 V. The VCC regulator turns on when the UVLO pin voltage is greater than 0.4 V. When the input voltage is below the VCC setpoint level, the VCC output tracks VIN with a small dropout voltage. The output of the VCC regulator is current limited at 50 mA minimum.



Upon power up, the VCC regulator sources current into the capacitor connected to the VCC pin. TI recommends a capacitance range for the VCC capacitor of 1 μ F to 47 μ F; capacitance at least 10 times greater than C_{BST} value is also recommnded. When operating with a VIN voltage less than 6 V, the value of VCC capacitor must be 4.7 μ F or greater.

The internal power dissipation of the LM5122ZA device can be reduced by supplying VCC from an external supply. If an external VCC bias supply exists and the voltage is greater than 9 V and below 14.5 V. The external VCC bias supply can be applied to the VCC pin directly through a diode, as shown in Figure 17.




Figure 17. External Bias Supply when 9 V < V_{EXT}< 14.5 V

A method to derive the VCC bias voltage with an additional winding on the boost inductor is shown in . This circuit must be designed to raise the VCC voltage above VCC regulation voltage to shut off the internal VCC regulator.





Figure 18. External Bias Supply using Transformer

The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be fully forward biased in normal operation, as shown in Figure 19. If the voltage of the external VCC bias supply is greater than the VIN pin voltage, an external blocking diode is required from the input power supply to the VIN pin to prevent the external bias supply from passing current to the input supply through VCC. The need for the blocking diode should be evaluated for all applications when the VCC is supplied by the external bias supply. Especially, when the input power supply voltage is less than 4.5 V, the external VCC supply should be provided and the external blocking diode is required.



Copyright © 2017, Texas Instruments Incorporated

Figure 19. VIN Configuration when $V_{VIN} < V_{VCC}$

7.3.3 Oscillator

The LM5122ZA switching frequency is programmable by a single external resistor connected between the RT pin and the AGND pin. The resistor should be located very close to the device and connected directly to the RT pin and AGND pin. To set a desired switching frequency (f_{SW}), the resistor value can be calculated from Equation 4.

$$R_{T} = \frac{9 \times 10^{9}}{f_{SW}} \left[\Omega\right] \tag{4}$$

7.3.4 Slope Compensation

For duty cycles greater than 50%, peak-current-mode regulators are subject to sub-harmonic oscillation. Sub-harmonic oscillation is normally characterized by observing alternating wide and narrow duty cycles. This sub-harmonic oscillation can be eliminated by a technique, which adds an artificial ramp, known as slope compensation, to the sensed inductor current.




Figure 20. Slope Compensation

The amount of slope compensation is programmable by a single resistor connected between the SLOPE pin and the AGND pin. The amount of slope compensation can be calculated as follows:

$$V_{SLOPE} = \frac{6 \times 10^9}{f_{SW} \times R_{SLOPE}} \times D' [V]$$

where

$$D' = 1 - \frac{V_{IN}}{V_{OUT}}$$
 (5)



R_{SLOPE} value can be determined from Equation 6 at minimum input voltage:

$$R_{SLOPE} = \frac{L_{IN} \times 6 \times 10^{9}}{\left[K \times V_{OUT} - V_{IN(MIN)}\right] \times R_{S} \times 10} \left[\Omega\right]$$

where

•
$$K = 0.82 \sim 1$$
 as a default (6)

From Equation 6, K can be calculated over the input range as follows:

$$\mathsf{K} = \left(1 + \frac{\mathsf{L}_{\mathsf{IN}} \times 6 \times 10^9}{\mathsf{V}_{\mathsf{IN}} \times \mathsf{R}_{\mathsf{S}} \times 10 \times \mathsf{R}_{\mathsf{SLOPE}}}\right) \times \mathsf{D}'$$

where

$$D' = \frac{V_{IN}}{V_{OUT}}$$
 (7)

In any case, K should be greater than at least 0.5. At higher switching frequency over 500 kHz, TI recommends that K factor be greater than or equal to 1 because the minimum on-time affects the amount of slope compensation due to internal delays.

The sum of sensed inductor current and slope compensation should be less than COMP output high voltage (V_{OH}) for proper startup with load and proper current limit operation. This limits the minimum value of R_{SLOPE} to be:

$$R_{SLOPE} > \frac{5.7 \times 10^9}{f_{SW}} \times \left(1.2 - \frac{V_{IN(MIN)}}{V_{OUT}}\right) \left[\Omega\right]$$

· This equation can be used in most cases

$$R_{SLOPE} > \frac{8 \times 10^9}{f_{SW}} [\Omega]$$

• Consider this conservative selection when $V_{IN(MIN)}$ < 5.5 V

The SLOPE pin cannot be left floating.

7.3.5 Error Amplifier

The internal high-gain error amplifier generates an error signal proportional to the difference between the FB pin voltage and the internal precision 1.2-V reference. The output of the error amplifier is connected to the COMP pin allowing the user to provide a Type 2 loop compensation network.

 R_{COMP} , C_{COMP} and C_{HF} configure the error amplifier gain and phase characteristics to achieve a stable voltage loop. This network creates a pole at DC, a mid-band zero ($f_{Z_{EA}}$) for phase boost, and a high frequency pole ($f_{P_{EA}}$). The minimum recommended value of R_{COMP} is 2 k Ω . See the *Feedback Compensation* section.

$$f_{Z_EA} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}} [Hz]$$

$$f_{P_EA} = \frac{1}{2\pi \times R_{COMP} \times \left(\frac{C_{COMP} \times C_{HF}}{C_{COMP} + C_{HF}}\right)} [Hz]$$
(9)



7.3.6 PWM Comparator

The PWM comparator compares the sum of sensed inductor current and slope compensation ramp to the voltage at the COMP pin through a 1.2-V internal COMP to PWM voltage drop, and terminates the present cycle when the sum of sensed inductor current and slope compensation ramp is greater than V_{COMP} –1.2 V.




Figure 21. Feedback Configuration and PWM Comparator

7.3.7 Soft Start

The soft-start feature helps the regulator to gradually reach the steady state operating point, thus reducing start-up stresses and surges. The LM5122ZA regulates the FB pin to the SS pin voltage or the internal 1.2-V reference, whichever is lower. The internal $10-\mu A$ soft-start current source gradually increases the voltage on an external soft-start capacitor connected to the SS pin. This results in a gradual rise of the output voltage starting from the input voltage level to the target output voltage. Soft-start time (t_{SS}) which varies by the input supply voltage is calculated from Equation 11.

$$t_{SS} = \frac{C_{SS} \times 1.2V}{10\mu A} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) [sec]$$
(11)

When the UVLO pin voltage is greater than the 1.2-V UVLO threshold and VCC voltage exceeds the VCC UV threshold, an internal 10- μ A soft-start current source turns on. At the beginning of this soft-start sequence, allow V_{SS} to fall down below 25 mV using the internal SS pulldown switch. The SS pin can be pulled down by external switch to stop switching, but pulling up to enable switching is not allowed. The start-up delay (see Figure 22) must be long enough for high-side boot capacitor to be fully charged up by internal BST charge pump.

The value of C_{SS} must be large enough to charge the output capacitor during soft-start time.

$$C_{SS} > \frac{10\mu A \times V_{OUT}}{1.2V} \times \frac{C_{OUT}}{I_{OUT}} [F]$$
(12)






Figure 22. Startup Sequence

7.3.8 HO and LO Drivers

The LM5122ZA contains strong N-channel MOSFET gate drivers and an associated high-side level shifter to drive the external N-channel MOSFET switches. The high-side gate driver works in conjunction with an external boot diode D_{BST} , and bootstrap capacitor C_{BST} . During the on-time of the low-side N-channel MOSFET driver, the SW pin voltage is approximately 0 V, and the C_{BST} is charged from VCC through the D_{BST} . TI recommends a 0.1- μ F or larger ceramic capacitor, connected with short traces between the BST and SW pin.

The LO and HO outputs are controlled with an adaptive dead-time methodology which insures that both outputs are never enabled at the same time. When the controller commands LO to be enabled, the adaptive dead-time logic first disables HO and waits for HO-SW voltage to drop. LO is then enabled after a small delay (HO fall to LO rise delay). Similarly, the HO turnon is delayed until the LO voltage has discharged. HO is then enabled after a small delay (LO fall to HO rise delay). This technique insures adequate dead-time for any size N-channel MOSFET device, especially when VCC is supplied by a higher external voltage source. Be careful when adding series gate resistors, as this may decrease the effective dead time.

Exercise care when selecting the N-channel MOSFET devices threshold voltage, especially if the VIN voltage range is below the VCC regulation level or a bypass operation is required. If the bypass operation is required, especially when output voltage is less than 12 V, select a logic level device for the high-side N-channel MOSFET. During start-up at low input voltages, the low-side N-channel MOSFET switch gate plateau voltage must be sufficient to completely enhance the N-channel MOSFET device. If the low-side N-channel MOSFET drive voltage is lower than the low-side N-channel MOSFET device gate plateau voltage during startup, the regulator may not start up properly and it may stick at the maximum duty cycle in a high power dissipation state. This condition can be avoided by selecting a lower threshold N-channel MOSFET switch or by increasing $V_{\text{IN(STARTUP)}}$ with the UVLO pin voltage programming.



7.3.9 Bypass Operation $(V_{OUT} = V_{IN})$

The LM5122ZA allows 100% duty cycle operation for the high-side synchronous switch when the input supply voltage is equal to or greater than the target output voltage. An internal 200 μ A BST charge pump maintains sufficient high-side driver supply voltage to keep the high-side N-channel MOSFET switch on without the power stage switching. The internal BST charge pump is enabled when the UVLO pin voltage is greater than 1.2 V and the VCC voltage exceeds the VCC UV threshold. The BST charge pump generates 5.3-V minimum BST to SW voltage when SW voltage is greater than 9 V. This requires minimum 9 V boost output voltage for proper bypass operation. The leakage current of the boot diode should be always less than the BST charge pump sourcing current to maintain a sufficient driver supply voltage at both low and high temperatures. Forced-PWM mode is the recommended PWM configuration when bypass operation is required.

7.3.10 Cycle-by-Cycle Current Limit

The LM5122ZA features a peak cycle-by-cycle current limit function. If the CSP to CSN voltage exceeds the 75-mV cycle-by-cycle current-limit threshold, the current limit comparator immediately terminates the LO output.

For the case where the inductor current may overshoot, such as inductor saturation, the current-limit comparator skips pulses until the current has decayed below the current-limit threshold. Peak inductor current in current limit can be calculated as follows:

$$I_{PEAK(CL)} = \frac{75mV}{R_S} [A]$$
(13)

7.3.11 Clock Synchronization

The SYNCIN/RT pin can be used to synchronize the internal oscillator to an external clock. A positive going synchronization clock at the RT pin must exceed the RT sync rising threshold and negative going synchronization clock at RT pin must exceed the RT sync falling threshold to trip the internal synchronization pulse detector.

In Master1 mode, two types of configurations are allowed for clock synchronization. With the configuration in Figure 23, the frequency of the external synchronization pulse is recommended to be within +40% and -20% of the internal oscillator frequency programmed by the RT resistor. For example, 900-kHz external synchronization clock and 20-k Ω RT resistor are required for 450-kHz switching in master1 mode. The internal oscillator can be synchronized by AC coupling a positive edge into the RT pin. A 5-V amplitude pulse signal coupled through 100-pF capacitor is a good starting point. The RT resistor is always required with AC coupling capacitor with the Figure 23 configuration, whether the oscillator is free running or externally synchronized.

Care should be taken to ensure that the RT pin voltage does not go below -0.3 V at the falling edge of the external pulse. This may limit the duty cycle of external synchronization pulse. There is approximately 400-ns delay from the rising edge of the external pulse to the rising edge of LO.




Figure 23. Oscillator Synchronization Through AC Coupling in Master1 Mode

With the configuration in Figure 24, the internal oscillator can be synchronized by connecting the external synchronization clock into the RT pin through RT resistor with free of the duty cycle limit. The output stage of the external clock source should be a low impedance totem-pole structure. Default logic state of f_{SYNC} must be low.






Figure 24. Oscillator Synchronization Through a Resistor in Master1 Mode

In master2 and slave modes, connect this external synchronization clock directly to the RT pin and always provide continuously. The internal oscillator frequency can be either of two times faster than switching frequency or the same as the switching frequency by configuring the combination of FB and OPT pins (see Table 1).

7.3.12 Maximum Duty Cycle

When operating with a high PWM duty cycle, the low-side N-channel MOSFET device is forced off each cycle. This forced LO off-time limits the maximum duty cycle of the controller. When designing a boost regulator with high switching frequency and high duty-cycle requirements, check the required maximum duty cycle. The minimum input supply voltage that can achieve the target output voltage is estimated from Equation 14 or Equation 15.

Use Equation 14 if V_{VCC} is greater than 5.5 V or V_{VIN} is greater than 6 V. For low voltage applications that do not satisfy either of these conditions use Equation 15.

$$V_{IN(MIN)} = f_{SW} \times V_{OUT} \times (400 \text{ ns} + \text{margin}) [V]$$
(14)

$$V_{IN(MIN)} = f_{SW} \times V_{OUT} \times (750 \text{ ns} + \text{margin}) [V]$$
(15)

In normal operation, about 100 ns of margin is recommended.

7.3.13 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the controller in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low-power shutdown mode, disabling the output drivers, disconnection switch and the VCC regulator. This feature is designed to prevent overheating and destroying the device.

7.4 Device Functional Modes

7.4.1 MODE Control (Forced-PWM Mode and Diode-Emulation Mode)

A fully synchronous boost regulator implemented with a high-side switch rather than a diode has the capability to sink current from the output in certain conditions such as light load, overvoltage, or load transient. The LM5122ZA can be configured to operate in either forced-PWM mode (FPWM) or diode emulation mode.

In FPWM, reverse current flow in high-side N-channel MOSFET switch is allowed, and the inductor current conducts continuously at light or no load conditions. The benefit of the FPWM mode is fast light load to heavy load transient response and constant frequency operation at light or no load conditions. To enable FPWM, connect the MODE pin to VCC or tie to a voltage greater than 1.2 V. In FPWM, reverse current flow is not limited.

In diode-emulation mode, current flow in the high-side switch is only permitted in one direction (source to drain). Turnon of the high-side switch is allowed if CSP to CSN voltage is greater than 7 mV rising threshold of zero current detection during low-side switch on-time. If CSP to CSN voltage is less than 6-mV falling threshold of zero current detection during high-side switch on-time, reverse current flow from output to input through the high-side N-channel MOSFET switch is prevented and discontinuous conduction mode of operation is enabled by latching off the high-side N-channel MOSFET switch for the remainder of the PWM cycle. A benefit of the diode emulation is lower power loss at light load conditions.



Device Functional Modes (continued)




Figure 25. MODE Selection

During start-up the LM5122ZA forces diode emulation, for start-up into a pre-biased load, while the SS pin voltage is less than 1.2 V. Forced diode emulation is terminated by a pulse from the PWM comparator when SS is greater than 1.2 V. If there are no LO pulses during the soft-start period, a 350-ns one-shot LO pulse is forced at the end of soft start to help charge the boot strap capacitor. Due to the internal current sense delay, configuring the LM5122ZA for diode emulation mode must be carefully evaluated if the inductor current ripple ratio is high and when operating at very high switching frequency. The transient performance during full load to no load in FPWM mode should also be verified.

7.4.2 MODE Control (Skip-Cycle Mode and Pulse-Skipping Mode)

Light load efficiency of the regulator typically drops as the losses associated with switching and bias currents of the converter become a significant percentage of the total power delivered to the load. In order to increase the light load efficiency the LM5122ZA provides two types of light load operation in diode-emulation mode.

The skip-cycle mode integrated into the LM5122ZA controller reduces switching losses and improves efficiency at light-load condition by reducing the average switching frequency. Skip-cycle operation is achieved by the skip cycle comparator. When a light-load condition occurs, the COMP pin voltage naturally decreases, reducing the peak current delivered by the regulator. During COMP voltage falling, the skip-cycle threshold is defined as $V_{MODE} - 20$ mV and during COMP voltage rising, it is defined as $V_{MODE} + 20$ mV. There is 40 mV of internal hysteresis in the skip cycle comparator.

When the voltage at PWM comparator input falls below $V_{MODE}-20$ mV, both HO and LO outputs are disabled. The controller continues to skip switching cycles until the voltage at PWM comparator input increases to $V_{MODE}+20$ mV, demanding more inductor current. The number of cycles skipped depends upon the load and the response time of the frequency compensation network. The internal hysteresis of skip-cycle comparator helps to produce a long skip cycle interval followed by a short burst of pulses. An internal 700-k Ω pullup resistor and 100-k Ω pulldown resistor sets the MODE pin to 0.15 V as a default. Because the peak current limit threshold is set to 750 mV, the default skip threshold corresponds to approximately 17% of the peak level. In practice the skip level is lower due to the added slope compensation. By adding an external pullup resistor to SLOPE or VCC pin or adding an external pulldown resistor to the ground, the skip cycle threshold can be programmed. Because the skip cycle comparator monitors the PWM comparator input which is proportional to the COMP voltage, skip-cycle operation is not recommended when the bypass operation is required.

Conventional pulse-skipping operation can be achieved by connecting the MODE pin to ground. The negative 20-mV offset at the positive input of skip-cycle comparator ensures the skip-cycle comparator does not trigger in normal operation. At light or no load conditions, the LM5122ZA skips LO pulses if the pulse width required by the regulator is less than the minimum LO on-time of the device. Pulse skipping appears as a random behavior as the error amplifier struggles to find an average pulse width for LO in order to maintain regulation at light or no load conditions.



Device Functional Modes (continued)

7.4.3 Hiccup-Mode Overload Protection

If cycle-by-cycle current limit is reached during any cycle, a 30- μ A current is sourced into the RES capacitor for the remainder of the clock cycle. If the RES capacitor voltage exceeds the 1.2-V restart threshold, a hiccup mode over load protection sequence is initiated; The SS capacitor is discharged to GND, both LO and HO outputs are disabled, the voltage on the RES capacitor is ramped up and down between 2-V hiccup counter lower threshold and 4-V hiccup counter upper threshold eight times by 10- μ A charge and 5- μ A discharge currents. After the eighth cycles, the SS capacitor is released and charged by the 10- μ A soft-start current again. If a 3-V zener diode is connected in parallel with the RES capacitor, the regulator enters into the hiccup-mode off mode and then never restarts until UVLO shutdown is cycled. Connect RES pin directly to the AGND when the hiccup-mode operation is not used.




Figure 26. Hiccup Mode Overload Protection

7.4.4 Slave Mode and SYNCOUT

The LM5122ZA is designed to easily implement dual (or higher) phase boost converters by configuring one controller as a master and all others as slaves. Slave mode is activated by connecting the FB pin to the VCC pin. The FB pin is sampled during initial power-on and if a slave configuration is detected, the state is latched. In the slave mode, the error amplifier is disabled and has a high impedance output, 10- μ A hiccup-mode off-time charging current and 5- μ A hiccup-mode off-time discharging current are disabled, 5- μ A normal-state RES discharging current and 10- μ A soft-start charging current are disabled, 30 μ A fault-state RES charging current is changed to 35 μ A. 10- μ A UVLO hysteresis current source works the same as master mode. Also, in slave mode, the internal oscillator is disabled, and an external synchronization clock is required.

The SYNCOUT function provides a 180° phase shifted clock output, enabling easy dual-phase interleaved configuration. By directly connecting master1 SYNCOUT to slave1 SYNCIN, the switching frequency of slave controller is synchronized to the master controller with 180° phase shift. In master mode, if OPT pin is tied to GND, an internal oscillator clock divided by two with 50% duty cycle is provided to achieve an 180° phase-shifted operation in two phase interleaved configuration. Switching frequency of master controller is half of the external clock frequency with this configuration. If the OPT pin voltage is higher than 2.7-V OPT threshold or the pin is tied to VCC, SYNCOUT is disabled and the switching frequency of master controller becomes the same as the external clock frequency. An external synchronization clock should be always provided and directly connected to SYNCIN for master2, slave1 and slave2 configurations. See *Interleaved Boost Configuration* for detailed information.

Table 1	Table 1. LM5122ZA Multiphase Configuration				
	EDDOD				

MULTIPHASE CONFIGURATION	FB	OPT	ERROR AMPLIFIER	SWITCHING FREQUENCY	SYNCOUT
Master1	Feedback	GND	Enable	f _{SYNC} /2, Free running with RT resistor	f _{SYNC} /2, f _{SW} -180°
Slave1	VCC	GND	Disable	f _{SYNC} , No free running	Disable
Master2	Feedback	VCC	Enable	f _{SYNC} , No free running	Disable
Slave2	VCC	VCC	Disable	f _{SYNC} /2, No free running	f _{SYNC} /2, f _{SW} -180°



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM5122ZA device is a step-up DC/DC converter. The device is typically used to convert a lower dc voltage to a higher DC voltage. Use the following design procedure to select component values for the LM5122ZA device. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

8.1.1 Feedback Compensation

The open loop response of a boost regulator is defined as the product of modulator transfer function and feedback transfer function. When plotted on a dB scale, the open loop gain is shown as the sum of modulator gain and feedback gain. The modulator transfer function of a current mode boost regulator including a power stage transfer function with an embedded current loop can be simplified as one pole, one zero, and one right-half-plane (RHP) zero system.

Modulator transfer function is defined as follows:

$$\frac{\hat{V}_{OUT}(s)}{\hat{V}_{COMP}(s)} = A_M \times \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \times \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right)}$$

where

$$A_{M}(Modulator\,DC\,gain) = \frac{R_{LOAD}}{R_{S_EQ} \times A_{S}} \times \frac{D^{'}}{2}$$

$$\omega_{P_LF}(Load pole) = \frac{2}{R_{LOAD} \times C_{OUT}}$$

$$\omega_{Z_ESR}(ESR zero) = \frac{1}{R_{ESR} \times C_{OUT}}$$

$$\omega_{Z_RHP}(RHP zero) = \frac{R_{LOAD} \times (D')^2}{L_{IN_EQ}}$$

$$L_{IN_EQ} = \frac{L_{IN}}{n}, R_{S_EQ} = \frac{R_S}{n}$$

• n is the number of the phase

(16)

If the equivalent series resistance (ESR) of C_{OUT} (R_{ESR}) is small enough and the RHP zero frequency is far away from the target crossover frequency, the modulator transfer function can be further simplified to one pole system, and the voltage loop can be closed with only two loop compensation components, R_{COMP} and C_{COMP} , leaving a single pole response at the crossover frequency. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin.

The feedback transfer function includes the feedback resistor divider and loop compensation of the error amplifier. R_{COMP} , C_{COMP} , and optional C_{HF} configure the error amplifier gain and phase characteristics, create a pole at origin, a low frequency zero and a high frequency pole.

Feedback transfer function is defined as follows:



$$-\frac{\hat{V}_{COMP}}{\hat{V}_{OUT}} = A_{FB} \times \frac{1 + \frac{s}{\omega_{Z_EA}}}{s \times \left(1 + \frac{s}{\omega_{P_EA}}\right)}$$

where

$$A_{FB}(\text{Feedback DC gain}) = \frac{1}{R_{FB2} \times (C_{COMP} + C_{HF})}$$

$$\omega_{Z_{EA}}(\text{Low frequency zero}) = \frac{1}{R_{COMP} \times C_{COMP}}$$

$$\omega_{P_{EA}}(\text{High frequency pole}) = \frac{1}{R_{COMP} \times C_{HF}}$$

$$(17)$$

The pole at the origin minimizes the output steady state error. Place the low frequency zero to cancel the load pole of the modulator. The high frequency pole can be used to cancel the zero created by the output capacitor ESR or to decrease noise susceptibility of the error amplifier. By placing the low frequency zero an order of magnitude less than the crossover frequency, the maximum amount of phase boost can be achieved at the crossover frequency. The high frequency pole should be placed beyond the crossover frequency since the addition of C_{HF} adds a pole in the feedback transfer function.

The crossover frequency (open loop bandwidth) is usually selected between one twentieth and one fifth of the f_{SW} . In a simplified formula, the estimated crossover frequency can be defined as:

$$f_{CROSS} = \frac{R_{COMP}}{\pi \times R_{S-EQ} \times R_{FB2} \times A_{S} \times C_{OUT}} \times D' \text{ [Hz]}$$

where

$$D' = \frac{V_{IN}}{V_{OUT}}$$
 (18)

For higher crossover frequency, R_{COMP} can be increased, while proportionally decreasing C_{COMP} . Conversely, decreasing R_{COMP} while proportionally increasing C_{COMP} , results in lower bandwidth while keeping the same zero frequency in the feedback transfer function.

The modulator transfer function can be measured by a network analyzer and the feedback transfer function can be configured for the desired open loop transfer function. If the network analyzer is not available, step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot/undershoot with a damped response.

8.1.2 Sub-Harmonic Oscillation

Peak current mode regulator can exhibit unstable behavior when operating above 50% duty cycle. This behavior is known as sub-harmonic oscillation and is characterized by alternating wide and narrow pulses at the SW pin. Sub-harmonic oscillation can be prevented by adding an additional slope voltage ramp (slope compensation) on top of the sensed inductor current. By choosing $K \ge 0.82 \sim 1$, the sub-harmonic oscillation is eliminated even with wide varying input voltage.

In time-domain analysis, the steady-state inductor current starting from an initial point returns to the same point. When the amplitude of an end cycle current error (dl_1) caused by an initial perturbation (dl_0) is less than the amplitude of dl_0 or $dl_1/dl_0 > -1$, the perturbation naturally disappears after a few cycles. When $dl_1/dl_0 < -1$, the initial perturbation no longer disappear, it results in sub-harmonic oscillation in steady-state.

25




Figure 27. Effect of Initial Perturbation when $dl_1/dl_0 < -1$

dl₁/dl₀ can be calculated as:

$$\frac{\mathrm{dl_1}}{\mathrm{dl_0}} = 1 - \frac{1}{\mathrm{K}} \tag{19}$$

The relationship between dl₁/dl₀ and K factor is illustrated graphically in Figure 28.




Figure 28. dl₁/dl₀ vs K Factor

The absolute minimum value of K is 0.5. When K < 0.5, the amplitude of dl_1 is greater than the amplitude of dl_0 and any initial perturbation results in sub-harmonic oscillation. If K = 1, any initial perturbation is removed in one switching cycle. This is known as one-cycle damping. When $-1 < dl_1/dl_0 < 0$, any initial perturbation is underdamped. Any perturbation is over-damped when $0 < dl_1/dl_0 < 1$.

In the frequency-domain, Q, the quality factor of sampling gain term in modulator transfer function, is used to predict the tendency for sub-harmonic oscillation, which is defined as:

$$Q = \frac{1}{\pi (K - 0.5)} \tag{20}$$

The relationship between Q and K factor is shown in Figure 29.






Figure 29. Sampling Gain Q vs K Factor

The recommended absolute minimum value of K is 0.5. High gain peaking when K is less than 0.5 results sub-harmonic oscillation at $f_{SW}/2$. A higher value of K factor may introduce additional phase shift near the crossover frequency, but has the benefit of reducing noise susceptibility in current loop. The maximum allowable value of K factor can be calculated by the maximum crossover frequency equation in frequency analysis formulas in Table 2.

Table 2. Boost Regulator Frequency Analysis

Table 2. Decet Regulater Frequency Finally and						
	SIMPLIFIED FORMULA	COMPREHENSIVE FORMULA (1)				
MODULATOR TRANSER FUNCTION	$\frac{\hat{V}_{OUT}(s)}{\hat{V}_{COMP}(s)} = A_{M} \times \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \times \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right)}$	$\begin{split} \frac{\hat{V}_{OUT}\left(s\right)}{\hat{V}_{COMP}\left(s\right)} = A_{M} \times \frac{\left(1 + \frac{s}{\omega_{Z_{ESR}}}\right) \times \left(1 - \frac{s}{\omega_{Z_{RHP}}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right) \times \left(1 + \frac{s}{\omega_{p_ESR}}\right) \times \left(1 + \frac{s}{\omega_{P_HF}} + \frac{s^{2}}{\omega_{n}^{2}}\right)} \end{split}$				
Modulator DC gain (2)	$A_{M} = \frac{R_{LOAD}}{R_{S_EQ} \times A_{S}} \times \frac{D'}{2}$					
RHP zero ⁽²⁾	$\omega_{Z_RHP} = \frac{R_{LOAD} \times (D')^2}{L_{IN_EQ}}$					
ESR zero	$\omega_{Z_ESR} = \frac{1}{R_{ESR} \times C_{OUT}}$	$\omega_{Z_ESR} = \frac{1}{R_{ESR1} \times C_{OUT1}}$				
ESR pole	Not considered	$\omega_{P_ESR} = \frac{1}{R_{ESR1} \times (C_{OUT1} / / C_{OUT2})}$				
Dominant load pole	$\omega_{P_LF} = \frac{2}{R_{LOAD} \times C_{OUT}}$					
Sampled gain inductor pole	Not considered	$\begin{split} \omega_{P_HF} &= \frac{f_{SW}}{K-0.5} \\ \text{or} \\ \omega_{P_HF} &= Q \times \omega_n \end{split}$				
Quality factor	Not considered	$Q = \frac{1}{\pi (K - 0.5)}$				

⁽¹⁾ Comprehensive equation includes an inductor pole and a gain peaking at f_{SW} / 2, which is caused by sampling effect of the current mode control. Also, it assumes that a ceramic capacitor C_{OUT2} (No ESR) is connected in parallel with C_{OUT1}. R_{ESR1} represents ESR of Cout14.

With multiphase configuration, L_{IN_EQ} = L_{IN}/n, R_{S_EQ} = R_S/n, R_{LOAD} = V_{OUT}/l_{OUT} of each phase × n, and C_{OUT} = C_{OUT} of each phase x n, where n = number of phases. As is the current sense amplifier gain.



Table 2. Boost Regulator Frequency Analysis (continued)

	SIMPLIFIED FORMULA	COMPREHENSIVE FORMULA (1)
Sub-harmonic double pole	Not considered	$\begin{split} &\omega_n = \frac{\omega_{SW}}{2} = \pi \times f_{SW} \\ &\text{or} \\ &f_n = \frac{f_{SW}}{2} \end{split}$
K factor	K = 1	$K = \left(1 + \frac{L_{IN} \times 6 \times 10^9}{V_{IN} \times R_S \times 10 \times R_{SLOPE}}\right) \times D'$
FEEDBACK TRANSFER FUNCTION	$-\frac{\hat{V}_{COMP}(s)}{\hat{V}_{OUT}(s)} = A_{FB} \times \frac{1 + \frac{s}{\omega_{Z_EA}}}{s \times \left(1 + \frac{s}{\omega_{P_EA}}\right)}$	
Feedback DC gain	$A_{FB} = \frac{1}{R_{FB2} \times (C_{COMP} + C_{HF})}$	
Mid-band Gain	$A_{FB_MID} = \frac{R_{COMP}}{R_{FB2}}$	
Low frequency zero	$\omega_{Z_EA} = \frac{1}{R_{COMP} \times C_{COMP}}$	
High frequency pole	$\omega_{P_EA} = \frac{1}{R_{COMP} \times C_{HF}}$	$\omega_{P_EA} = \frac{1}{R_{COMP} \times (C_{CHF} / / C_{COMP})}$
OPEN LOOP RESPONSE	$T(s) = A_{M} \times A_{FB} \times \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \times \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_LF}}\right)} \times \frac{1 + \frac{s}{\omega_{Z_EA}}}{s \times \left(1 + \frac{s}{\omega_{P_EA}}\right)}$	$T(s) = A_{M} \times A_{FB} \times \frac{\left(1 + \frac{s}{\omega_{Z_ESR}}\right) \times \left(1 - \frac{s}{\omega_{Z_RHP}}\right)}{\left(1 + \frac{s}{\omega_{P_EF}}\right) \times \left(1 + \frac{s}{\omega_{P_ESR}}\right) \times \left(1 + \frac{s}{\omega_{P_EA}}\right)} \times \frac{1 + \frac{s}{\omega_{Z_EA}}}{s \times \left(1 + \frac{s}{\omega_{P_EA}}\right)}$
Crossover frequency (3) (Open loop band width)	$f_{CROSS} = \frac{R_{COMP}}{\pi \times R_{S_EQ} \times R_{FB2} \times A_S \times C_{OUT}} \times D^{'}$	Use graphic tool
Maximum cross over frequency (4)	$f_{CROSS_MAX} = \frac{f_{SW}}{5} \text{ or } \frac{\omega_{Z_RHP}}{2 \times \pi \times 4} \text{ whichever is smaller}$	$\begin{split} f_{CROSS_MAX} &= \frac{f_{SW}}{4\times Q}\times \left(\sqrt{1+4\times Q^2}-1\right) \\ or \\ \frac{\omega_{Z_RHP}}{2\times \pi\times 4} \\ \text{, whichever is smaller} \end{split}$

⁽³⁾ Assuming $\omega_{Z_EA} = \omega_{P_LF}$, $\omega_{P_EA} = \omega_{Z_ESR}$, $f_{CROSS} < \frac{\omega_{Z_RHP}}{2 \times \pi \times 10}$, $C_{COMP} = \frac{R_{LOAD} \times C_{OUT}}{4 \times R_{COMP}}$, and $D' = \frac{V_{IN}}{V_{OUT}}$. (4) The frequency at which 45° phase shift occurs in modulator phase characteristics.



8.1.3 Interleaved Boost Configuration

Interleaved operation offers many advantages in single output, high current applications such as higher efficiency, lower component stresses and reduced input and output ripple. For dual phase interleaved operation, the output power path is split reducing the input current in each phase by one-half. Ripple currents in the input and output capacitors are reduced significantly since each channel operates 180 degrees out of phase from the other. Shown in Figure 30 is a normalized (I_{RMS} / I_{OUT}) output capacitor ripple current vs duty cycle for both a single phase and dual phase boost converter, where I_{RMS} is the output current ripple RMS.




Figure 30. Normalized Output Capacitor RMS Ripple Current

To configure for dual phase interleaved operation, configure one device as a master and configure the other device in slave mode by connecting FB to VCC. Also connect COMP, UVLO, RES, SS and SYNCOUT on the master side to COMP, UVLO, RES, SS and SYNCIN on slave side, respectively. The compensation network is connected between master FB and the common COMP connection. The output capacitors of the two power stages are connected together at the common output.




Figure 31. Dual Phase Interleaved Boost Configuration



Shown in Figure 32 is a dual phase timing diagram. The 180° phase shift is realized by connecting SYNCOUT on the master side to the SYNCIN on the slave side.




Figure 32. Dual Phase Configuration and Timing Diagram

Each channel is synchronized by an individual external clock in Figure 33. The SYNCOUT pin is used in Figure 34 requiring only one external clock source. A 50% duty cycle of external synchronization pulse should be always provided with this daisy chain configuration.

Current sharing between phases is achieved by sharing one error amplifier output of the master controller with the 3 slave controllers. Resistor sensing is a preferred method of current sensing to accurately balance the phase currents.




Figure 33. 4-Phase Timing Diagram Individual Clock







Figure 34. 4-Phase Timing Diagram Daisy Chain

8.1.4 DCR Sensing

For the applications requiring lowest cost with minimum conduction loss, inductor DC resistance (DCR) is used to sense the inductor current rather than using a sense resistor. Shown in Figure 35 is a DCR sensing configuration using two DCR sensing resistors and one capacitor.



Copyright © 2017, Texas Instruments Incorporated

Figure 35. DCR Sensing

 R_{CSN} and C_{DCR} selection must meet Equation 21 because this indirect current sensing method requires a time constant matching. C_{DCR} is usually selected to be in the range of 0.1 μF to 2.2 μF .

$$\frac{L_{\text{IN}}}{R_{\text{DCR}}} = C_{\text{DCR}} \times R_{\text{CSN}} \tag{21}$$

Smaller value of R_{CSN} minimizes the voltage drop caused by CSN bias current, but increases the dynamic power dissipation of R_{CSN} . The DC voltage drop of R_{CSN} can be compensated by selecting the same value of R_{CSP} , but the gain of current amplifier, which is typically 10, is affected by adding R_{CSP} . The gain of current amplifier with the DCR sensing network can be determined as:

$$A_{CS_DCR} = 12.5 \,\mathrm{k}\Omega/(1.25 \,\mathrm{k}\Omega + R_{CSP}) \tag{22}$$

Due to the reduced accuracy of DCR sensing, TI recommends FPWM operation when DCR sensing is used.



8.1.5 Output Overvoltage Protection

Output overvoltage protection can be achieved by adding a simple external circuit. The output overvoltage protection circuit shown in Figure 36 shuts down the LM5122ZA when the output voltage exceeds the overvoltage threshold set by the zener diode.





Figure 36. Output Overvoltage Protection

8.1.6 SEPIC Converter Simplified Schematic



Copyright © 2017, Texas Instruments Incorporated

Figure 37. Sepic Converter Simplified Schematic



8.1.7 Non-Isolated Synchronous Flyback Converter Simplified Schematic




Figure 38. Non-Isolated Synchronous Flyback Converter Simplified Schematic

8.1.8 Negative to Positive Conversion




Figure 39. Negative to Positive Converter Simplified Schematic



8.2 Typical Application




Figure 40. Single Phase Example Schematic

8.2.1 Design Requirements

DESIGN PARAMETERS	VALUE
Output voltage (V _{OUT})	24 V
Full load current (I _{OUT})	4.5 A
Output Power	108 W
Minimum input voltage (V _{IN(MIN)})	9 V
Typical input voltage (V _{IN(TYP)})	12 V
Maximum input voltage (V _{IN(MAX)})	20 V
Switching frequency (f _{SW})	250 kHz



8.2.2 Detailed Design Procedure

8.2.2.1 Timing Resistor R_T

Generally, higher frequency applications are smaller but have higher losses. Operation at 250 kHz is selected for this example as a reasonable compromise between small size and high-efficiency. The value of R_T for 250 kHz switching frequency is calculated as follows:

$$R_{T} = \frac{9 \times 10^{9}}{f_{SW}} = \frac{9 \times 10^{9}}{250 \text{ kHz}} = 36.0 \text{ k}\Omega$$
 (23)

A standard value of 36.5 k Ω is chosen for R_T.

8.2.2.2 UVLO Divider R_{UV2} , R_{UV1}

The desired start-up voltage and the hysteresis are set by the voltage divider R_{UV2} , R_{UV1} . The UVLO shutdown voltage should be high enough to enhance the low-side N-channel MOSFET switch fully. For this design, the startup voltage is set to 8.7 V which is 0.3 V below $V_{IN(MIN)}$. V_{HYS} is set to 0.5 V. This results 8.2 V of $V_{IN(SHUTDOWN)}$. The values of R_{UV2} , R_{UV1} are calculated as follows:

$$R_{UV2} = \frac{V_{HYS}}{I_{HYS}} = \frac{0.5 \text{ V}}{10 \text{ }\mu\text{A}} = 50 \text{ }k\Omega$$
 (24)

$$R_{UV1} = \frac{1.2V \times R_{UV2}}{V_{IN(STARTUP)} - 1.2V} = \frac{1.2V \times 50 \text{ k}\Omega}{8.7V - 1.2V} = 8 \text{ k}\Omega$$
(25)

A standard value of 49.9 k Ω is selected for R_{UV2}. R_{UV1} is selected to be a standard value of 8.06 k Ω .

8.2.2.3 Input Inductor L_{IN}

The inductor ripple current is typically set between 20% and 40% of the full load current, known as a good compromise between core loss and copper loss of the inductor. Higher ripple current allows for a smaller inductor size, but places more of a burden on the output capacitor to smooth the ripple voltage on the output. For this example, a ripple ratio (RR) of 0.25, 25% of the input current was chosen. Knowing the switching frequency and the typical output voltage, the inductor value can be calculated as follows:

$$L_{IN} = \frac{V_{IN}}{I_{IN} \times RR} \times \frac{1}{f_{SW}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) = \frac{12V}{\frac{108W}{12V} \times 0.25} \times \frac{1}{250 \text{ kHz}} \times \left(1 - \frac{12V}{24V}\right) = 10.7 \text{ } \mu\text{H}$$
(26)

The closest standard value of 10 μH was chosen for L_{IN}.

The saturation current rating of inductor should be greater than the peak inductor current, which is calculated at the minimum input voltage and full load. 8.7 V startup voltage is used conservatively.

$$I_{PEAK} = I_{IN} + \frac{1}{2} \times \frac{V_{IN}}{L_{IN} \times f_{SW}} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right) = \frac{24V \times 4.5A}{8.7V} + \frac{1}{2} \times \frac{8.7V}{10 \ \mu H \times 250 \ kHz} \times \left(1 - \frac{8.7V}{24V}\right) = 13.5 \ A \tag{27}$$

8.2.2.4 Current Sense Resistor R_S

The maximum peak input current capability should be 20% to 50% higher than the required peak current at low input voltage and full load, accounting for tolerances. For this example, 40% margin is chosen.

$$R_{S} = \frac{V_{CS-TH1}}{I_{PEAK(CL)}} = \frac{75 \text{ mV}}{13.5 \text{ A} \times 1.4} = 3.97 \text{ m}\Omega$$
(28)


A closest standard value of 4 m Ω is selected for R_S. The maximum power loss of R_S is calculated as follows.

$$P_{LOSS(RS)} = I^{2}R = (13.5 \text{ A} \times 1.4)^{2} \times 4 \text{ m}\Omega = 1.43 \text{ W}$$
(29)

8.2.2.5 Current Sense Filter R_{CSFP}, R_{CSFN}, C_{CS}

The current sense filter is optional. 100 pF of C_{CS} and 100 Ω of R_{CSFP} , R_{CSFN} are normal recommendations. Because CSP and CSN pins are high impedance, place C_{CS} physically as close to the device.





Copyright © 2017, Texas Instruments Incorporated

Figure 41. Current Sense Filter

8.2.2.6 Slope Compensation Resistor R_{SLOPE}

The K value is selected to be 1 at the minimum input voltage. Carefully select R_{SLOPE} so that the sum of sensed inductor current and slope compensation is less than COMP output high voltage.

$$R_{SLOPE} > \frac{8 \times 10^9}{f_{SW}} = \frac{8 \times 10^9}{250 \text{ kHz}} = 32 \text{ k}\Omega$$
 (30)

$$R_{SLOPE} = \frac{L_{IN} \times 6 \times 10^{9}}{\left[K \times V_{OUT} - V_{IN(MIN)}\right] \times R_{S} \times 10} = \frac{10 \ \mu H \times 6 \times 10^{9}}{\left(1 \times 24 V - 9V\right) \times 4 m\Omega \times 10} = 100 \ k\Omega$$
(31)

A closest standard value of 100 k Ω is selected for R_{SLOPE}.

8.2.2.7 Output Capacitor C_{OUT}

The output capacitors smooth the output voltage ripple and provide a source of charge during transient loading conditions. Also the output capacitors reduce the output voltage overshoot when the load is disconnected suddenly.

Ripple current rating of output capacitor should be carefully selected. In boost regulator, the output is supplied by discontinuous current and the ripple current requirement is usually high. In practice, the ripple current requirement can be dramatically reduced by placing high-quality ceramic capacitors earlier than the bulk aluminum capacitors close to the power switches.

The output voltage ripple is dominated by ESR of the output capacitors. Paralleling output capacitor is a good choice to minimize effective ESR and split the output ripple current into capacitors.

In this example, three 330 μ F aluminum capacitors are used to share the output ripple current and source the required charge. The maximum output ripple current can be simply calculated at the minimum input voltage as follows:

$$I_{\text{RIPPLE_MAX(COUT)}} = \frac{I_{\text{OUT}}}{2 \times \frac{V_{\text{IN(MIN)}}}{V_{\text{OUT}}}} = \frac{4.5 \, \text{A}}{2 \times \frac{9 \, \text{V}}{24 \, \text{V}}} = 6 \, \text{A}$$
(32)

Assuming 60 m Ω of ESR per an output capacitor, the output voltage ripple at the minimum input voltage is calculated as follows:

$$V_{RIPPLE_MAX(COUT)} = \frac{I_{OUT}}{\frac{V_{IN(MIN)}}{V_{OUT}}} \times \left(R_{ESR} + \frac{1}{4 \times C_{OUT} \times f_{SW}}\right) = \frac{4.5A}{\frac{9V}{24V}} \times \left(\frac{60m\Omega}{3} + \frac{1}{4 \times 3 \times 330~\mu\text{F} \times 250~\text{kHz}}\right) = 0.252V$$

$$(33)$$

In practice, four 10-µF ceramic capacitors are additionally placed earlier than the bulk aluminum capacitors to reduce the output voltage ripple and split the output ripple current.



Due to the inherent path from input to output, unlimited inrush current can flow when the input voltage rises quickly and charges the output capacitor. The slew rate of input voltage rising should be controlled by a hot-swap or by starting the input power supply softly for the inrush current not to damage the inductor, sense resistor or high-side N-channel MOSFET switch.

8.2.2.8 Input Capacitor C_{IN}

The input capacitors smooth the input voltage ripple. Assuming high-quality ceramic capacitors are used for the input capacitors, the maximum input voltage ripple which happens when the input voltage is half of the output voltage can be calculated as follows:

$$V_{RIPPLE_MAX(CIN)} = \frac{V_{OUT}}{32 \times L_{IN} \times C_{IN} \times f_{SW^2}} = \frac{24V}{32 \times 10 \ \mu H \times 4 \times 3.3 \ \mu F \times 250 \ kHz^2} = 0.09V \tag{34}$$

The value of input capacitor is also a function of source impedance, the impedance of source power supply. The more input capacitor will be required to prevent a chatter condition upon power up if the impedance of source power supply is not enough low.

8.2.2.9 VIN Filter R_{VIN} , C_{VIN}

An R-C filter (R_{VIN} , C_{VIN}) on VIN pin is optional. It is not required if C_{IN} capacitors are high-quality ceramic capacitors and placed physically close to the device. The filter helps to prevent faults caused by high frequency switching noise injection into the VIN pin. A 0.47- μF ceramic capacitor is used this example. 3 Ω of R_{VIN} and 0.47 μF of C_{VIN} are normal recommendations. TI recommends a larger filter with 2.2 μF to 4.7 μF C_{VIN} when the input voltage is lower than 8 V or the required duty cycle is close to the maximum duty-cycle limit.




Figure 42. VIN Filter

8.2.2.10 Bootstrap Capacitor C_{BST} and Boost Diode D_{BST}

The bootstrap capacitor between the BST and SW pin supplies the gate current to charge the high-side N-channel MOSFET device gate during each cycle's turnon and also supplies recovery charge for the bootstrap diode. These current peaks can be several amperes. The recommended value of the bootstrap capacitor is 0.1 μ F. C_{BST} must be a good-quality, low-ESR, ceramic capacitor located at the pins of the device to minimize potentially damaging voltage transients caused by trace inductance. The minimum value for the bootstrap capacitor is calculated as follows:

$$C_{BST} = \frac{Q_G}{\Delta V_{BST}} [F]$$

where

- $\bullet \quad \mathsf{Q}_\mathsf{G}$ is the high-side N-channel MOSFET gate charge
- ΔV_{BST} is the tolerable voltage droop on C_{BST}, which is typically less than 5% of VCC or 0.15 V, conservatively

In this example, the value of the BST capacitor (C_{BST}) is 0.1 μF .

The voltage rating of D_{BST} must be greater than the peak SW node voltage plus 16 V. A low leakage diode is mandatory for the bypass operation. The leakage current of D_{BST} must be low enough for the BST charge pump to maintain a sufficient high-side driver supply voltage at high temperature. A low leakage diode also prevents the possibility of excessive VCC voltage during shutdown, in high output voltage applications. If the leakage is excessive, a zener VCC clamp or bleed resistor may be required. High-side driver supply voltage must be greater than the high-side N-channel MOSFET switch's gate plateau at the minimum input voltage.



8.2.2.11 VCC Capacitor C_{VCC}

The primary purpose of the VCC capacitor is to supply the peak transient currents of the LO driver and bootstrap diode as well as provide stability for the VCC regulator. These peak currents can be several amperes. The value of C_{VCC} must be at least 10 times greater than the value of C_{BST} and should be a good-quality, low-ESR, ceramic capacitor. Place C_{VCC} close to the pins of the device to minimize potentially damaging voltage transients caused by trace inductance. A value of 4.7 μ F was selected for this design example.

8.2.2.12 Output Voltage Divider R_{FB1}, R_{FB2}

R_{FB1} and R_{FB2} set the output voltage level. The ratio of these resistors is calculated as follows:

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{1.2V} - 1 \tag{36}$$

The ratio between R_{COMP} and R_{FB2} determines the mid-band gain, A_{FB_MID} . A larger value for R_{FB2} may require a corresponding larger value for R_{COMP} . R_{FB2} should be large enough to keep the total divider power dissipation small. 49.9 k Ω in series with 825 Ω was chosen for high-side feedback resistors in this example, which results in a R_{FB1} value of 2.67 k Ω for 24-V output.

8.2.2.13 Soft-Start Capacitor C_{SS}

The soft-start time (t_{SS}) is the time for the output voltage to reach the target voltage from the input voltage. The soft-start time is not only proportional with the soft-start capacitor, but also depends on the input voltage. With 0.1 μ F of C_{SS} , the soft-start time is calculated as follows:

$$t_{SS(MIN)} = \frac{C_{SS} \times 1.2V}{I_{SS}} \times \left(1 - \frac{V_{IN(MAX)}}{V_{OUT}}\right) = \frac{0.1 \,\mu\text{F} \times 1.2V}{10 \,\mu\text{A}} \times \left(1 - \frac{20V}{24V}\right) = 2 \,\text{msec} \tag{37}$$

$$t_{SS(MAX)} = \frac{C_{SS} \times 1.2V}{I_{SS}} \times \left(1 - \frac{V_{IN(MIN)}}{V_{OUT}}\right) = \frac{0.1 \,\mu\text{F} \times 1.2V}{10 \,\mu\text{A}} \times \left(1 - \frac{9V}{24V}\right) = 7.5 \,\text{msec} \tag{38}$$

8.2.2.14 Restart Capacitor C_{RES}

The restart capacitor determines restart delay time t_{RD} and hiccup mode off time t_{RES} (see Figure 26). t_{RD} must be greater than $t_{SS(MAX)}$. The minimum required value of C_{RES} can be calculated at the low input voltage as follows:

$$C_{\text{RES(MIN)}} = \frac{I_{\text{RES}} \times t_{\text{SS(MAX)}}}{V_{\text{RES}}} = \frac{30 \ \mu\text{A} \times 7.5 \ \text{msec}}{1.2 \text{V}} = 0.19 \ \mu\text{F} \tag{39}$$

A standard value of 0.47 μ F is selected for C_{RES}.

8.2.2.15 Low-Side Power Switch Q_L

Selection of the power N-channel MOSFET devices by breaking down the losses is one way to compare the relative efficiencies of different devices. Losses in the low-side N-channel MOSFET device can be separated into conduction loss and switching loss.

Low-side conduction loss is approximately calculated as follows:

$$P_{COND(LS)} = D \times I_{IN^2} \times R_{DS_ON(LS)} \times 1.3 = \left(1 - \frac{V_{IN}}{V_{OUT}}\right) \times \left(\frac{I_{OUT} \times V_{OUT}}{V_{IN}}\right)^2 \times R_{DS_ON(LS)} \times 1.3[W]$$

where

- D is the duty cycle
- the factor of 1.3 accounts for the increase in the N-channel MOSFET device on-resistance due to heating (40)

Alternatively, the factor of 1.3 can be eliminated, and the high temperature on-resistance of the N-channel MOSFET device can be estimated using the $R_{DS(ON)}$ vs temperature curves in the N-channel MOSFET datasheet.



Switching loss occurs during the brief transition period as the low-side N-channel MOSFET device turns on and off. During the transition period both current and voltage are present in the channel of the N-channel MOSFET device. The low-side switching loss is approximately calculated as follows:

$$P_{SW(LS)} = 0.5 \times V_{OUT} \times I_{IN} \times (t_R + t_F) \times f_{SW}[W]$$
(41)

t_R and t_F are the rise and fall times of the low-side N-channel MOSFET device. The rise and fall times are usually mentioned in the N-channel MOSFET data sheet or can be empirically observed with an oscilloscope.

An additional Schottky diode can be placed in parallel with the low-side N-channel MOSFET switch, with short connections to the source and drain in order to minimize negative voltage spikes at the SW node.

8.2.2.16 High-Side Power Switch Q_H and Additional Parallel Schottky Diode

Losses in the high-side N-channel MOSFET device can be separated into conduction loss, dead-time loss, and reverse recovery loss. Switching loss is calculated for the low-side N-channel MOSFET device only. Switching loss in the high-side N-channel MOSFET device is negligible because the body diode of the high-side N-channel MOSFET device switches.

High-side conduction loss is approximately calculated as follows:

$$P_{COND(HS)} = (1-D) \times I_{IN^2} \times R_{DS_ON(HS)} \times 1.3 = \left(\frac{V_{IN}}{V_{OUT}}\right) \times \left(\frac{I_{OUT} \times V_{OUT}}{V_{IN}}\right)^2 \times R_{DS_ON(HS)} \times 1.3[W]$$
(42)

Dead-time loss is approximately calculated as follows:

$$P_{DT(HS)} = V_D x I_{IN} x (t_{DLH} + t_{DHL}) x f_{SW} [W]$$

where

$$V_D$$
 is the forward voltage drop of the high-side NMOS body diode. (43)

Reverse recovery characteristics of the high-side N-channel MOSFET switch strongly affect efficiency, especially when the output voltage is high. Small reverse recovery charge helps to increase the efficiency while also minimizes switching noise.

Reverse recovery loss is approximately calculated as follows:

$$P_{RR(HS)} = V_{OUT} \times Q_{RR} \times f_{SW}[W]$$
(44)

where

An additional Schottky diode can be placed in parallel with the high-side switch to improve efficiency. Usually, the power rating of this parallel Schottky diode can be less than the high-side switch's because the diode conducts only during dead-times. The power rating of the parallel diode should be equivalent or higher than high-side switch's if bypass operation is required, hiccup mode operation is required or any load exists before switching.

8.2.2.17 Snubber Components

A resistor-capacitor snubber network across the high-side N-channel MOSFET device reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and can couple noise to the output voltage. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5 and 50 Ω . Increasing the value of the snubber capacitor results more damping, but this also results higher snubber losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the switch waveform at heavy load. A snubber may not be necessary with an optimized layout.



8.2.2.18 Loop Compensation Components C_{COMP} , R_{COMP} , C_{HF}

 R_{COMP} , C_{COMP} and C_{HF} configure the error amplifier gain and phase characteristics to produce a stable voltage loop. For a quick start, follow the following 4 steps:

1. Select f_{CROSS}

Select the cross over frequency (f_{CROSS}) at one fourth of the RHP zero or one tenth of the switching frequency whichever is lower.

$$\frac{f_{SW}}{10} = 25 \text{ kHz} \tag{46}$$

$$\frac{f_{Z_RHP}}{4} = \frac{R_{LOAD} \times (D')^2}{4 \times 2\pi \times L_{IN_EQ}} = \frac{\frac{V_{OUT}}{I_{OUT}} \times (\frac{V_{IN}}{V_{OUT}})^2}{4 \times 2\pi \times L_{IN_EQ}} = 5.3 \text{ kHz}$$
(47)

5.3 kHz of the crossover frequency is selected between two. RHP zero at minimum input voltage should be considered if the input voltage range is wide.

2. Determine required R_{COMP}

Knowing f_{CROSS}, R_{COMP} is calculated as follows:

$$R_{COMP} = f_{CROSS} \times \pi \times R_S \times R_{FB2} \times 10 \times C_{OUT} \times \frac{V_{OUT}}{V_{IN}} = 68.5 \text{ k}\Omega$$
(48)

A standard value of 68.1 $k\Omega$ is selected for R_{COMP}

3. Determine C_{COMP} to cancel load pole. Place error amplifier zero at the twice of load pole frequency. Knowing R_{COMP} , C_{COMP} is calculated as follows:

$$C_{COMP} = \frac{R_{LOAD} \times C_{OUT}}{4 \times R_{COMP}} = 20.2 \text{nF}$$
(49)

A standard value of 22 nF is selected for C_{COMP}

4. Determine CHF to cancel ESR zero.


Knowing R_{COMP}, R_{ESR} and C_{COMP}, C_{HF} is calculated as follows:

$$C_{HF} = \frac{R_{ESR} \times C_{OUT} \times C_{COMP}}{R_{COMP} \times C_{COMP} - R_{ESR} \times C_{OUT}} = 307 \text{ pF}$$
(50)

A standard value of 330 pF is selected for C_{HF}.



8.2.3 Application Curves



9 Power Supply Recommendations

The LM5122ZA is a power management device. The power supply for the device is any DC voltage source within the specified input range.

10 Layout

10.1 Layout Guidelines

In a boost regulator, the primary switching loop consists of the output capacitor and N-channel MOSFET power switches. Minimizing the area of this loop reduces the stray inductance and minimizes noise. Especially, placing high quality ceramic output capacitors as close to this loop earlier than bulk aluminum output capacitors minimizes output voltage ripple and ripple current of the aluminum capacitors.

In order to prevent a dv/dt induced turnon of high-side switch, connect HO and SW to the gate and source of the high-side synchronous N-channel MOSFET switch through short and low inductance paths. In FPWM mode, the dv/dt induced turnon can occur on the low-side switch. Connect LO and PGND to the gate and source of the low-side N-channel MOSFET, through short and low inductance paths. All of the power ground connections must be connected to a single point. Also, all of the noise sensitive low power ground connections must be connected together near the AGND pin, and a single connection must be made to the single point PGND. CSP and CSN are high-impedance pins and noise sensitive. Route CSP and CSN traces together with kelvin connections to the current sense resistor as short as possible. If needed, place 100-pF ceramic filter capacitor close to the device. MODE pin is also high impedance and noise sensitive. If an external pullup or pulldown resistor is used at MODE pin, place the resistor close to the device. VCC, VIN, and BST capacitor must be as physically close as possible to the device.

The LM5122ZA has an exposed thermal pad to aid power dissipation. Adding several vias under the exposed pad helps conduct heat away from the device. The junction to ambient thermal resistance varies with application. The most significant variables are the area of copper in the PC board, the number of vias under the exposed pad and the amount of forced air cooling. The integrity of the solder connection from the device exposed pad to the PC board is critical. Excessive voids greatly decrease the thermal dissipation capacity. The highest power dissipating components are the two power switches. Selecting N-channel MOSFET switches with exposed pads aids the power dissipation of these devices.

10.2 Layout Example




Figure 49. Power Path Layout



11 器件和文档支持

11.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.3 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5122ZAPWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LM5122ZA	Samples
LM5122ZAPWPT	ACTIVE	HTSSOP	PWP	24	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	LM5122ZA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5122ZAPWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
LM5122ZAPWPT	HTSSOP	PWP	24	250	180.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM5122ZAPWPR	HTSSOP	PWP	24	2000	356.0	356.0	35.0	
LM5122ZAPWPT	HTSSOP	PWP	24	250	210.0	185.0	35.0	

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司