







LM5018 ZHCSD76I - JANUARY 2012 - REVISED AUGUST 2021

# LM5018 100V、300mA 恒定导通时间同步降压/Fly-Buck™ 稳压器

# 1 特性

- 7.5V 至 100V 宽输入范围
- 集成了 300mA 高侧和 低侧开关
- 无需肖特基二极管
- 恒定导通时间控制
- 无需环路补偿
- 超快瞬态响应
- 接近恒定的运行频率
- 智能峰值电流限制
- 可调节输出电压(以 1.225V 为基准电压)
- 精度为 2% 的反馈基准电压
- 频率可调至 1MHz
- 可调节的欠压锁定
- 远程关断
- 热关断
- 封装:
  - WSON-8
  - SO PowerPAD™-8
- 使用 LM5018 并借助 WEBENCH® Power Designer 创建定制设计方案

# 3 描述

LM5018 是一款集成了高侧和低侧 MOSFET 的 100V、300mA 同步降压稳压器。LM5018 器件所采用 的恒定导通时间 (COT) 控制方案无需环路补偿,可提 供出色的瞬态响应,并且可实现超低降压比。导通时间 与输入电压成反比,因此在整个输入电压范围内,频率 几乎保持恒定。高压启动稳压器为 IC 的内部运行以及 集成栅极驱动器提供了偏置电源。

峰值电流限制电路可防止出现过载情况。欠压锁定 (UVLO) 电路支持对输入欠压阈值和迟滞进行单独编 程。其他保护特性包括:热关断和偏置电源欠压锁定。

LM5018 器件采用 WSON-8 和 SO PowerPAD-8 塑料 封装。


# 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
LM5018	SO PowerPAD (8)	4.89mm × 3.90mm
LIVISOTO	WSON (8)	4.00mm × 4.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

# 2 应用

- 智能电表
- 电信系统
- 汽车电子产品
- 隔离式偏置电源 (Fly-Buck™)



典型应用



**Page** 

# **Table of Contents**

1 特性	1	8 Application and Implementation	1!
2 应用		8.1 Application Information	
3 描述		8.2 Typical Applications	
4 Revision History		9 Power Supply Recommendations	
5 Pin Configuration and Functions		10 Layout	
6 Specifications		10.1 Layout Guidelines	<mark>2</mark> 7
6.1 Absolute Maximum Ratings		10.2 Layout Example	
6.2 ESD Ratings		11 Device and Documentation Support	
6.3 Recommended Operating Conditions		11.1 Device Support	28
6.4 Thermal Information		11.2 Documentation Support	28
6.5 Electrical Characteristics		11.3 接收文档更新通知	28
6.6 Timing Requirements		11.4 支持资源	28
6.7 Typical Characteristics		11.5 Trademarks	
7 Detailed Description		11.6 Electrostatic Discharge Caution	<mark>2</mark> 8
7.1 Overview		11.7 术语表	
7.2 Functional Block Diagram	<mark>9</mark>	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	<mark>2</mark> 9
7.4 Device Functional Modes	14		
4 Revision History			
Changes from Revision H (November 2017	-		Page
• 更新了整个文档中的表格、图和交叉参考的	的编号格式。		······································
• 在标题中添加了"同步 Fly-Buck"			<i>*</i>
<del>-</del>			
14//14 >>> 11114-11114 1/6-124>			

Changes from Revision G (October 2015) to Revision H (November 2017)



# **5 Pin Configuration and Functions**




图 5-1. DDA Package 8-Pin SO PowerPAD Top View




图 5-2. NGU Package 8-Pin WSON Top View

表 5-1. Pin Functions

	表 5-1. Pin Functions					
ı	PIN	I/O	DESCRIPTION	APPLICATION INFORMATION		
NO.	NAME	1/0	DESCRIPTION	AFF EIGATION IN ONMATION		
1	RTN		Ground	Ground connection of the integrated circuit		
2	VIN	I	Input Voltage	Operating input range is 7.5 V to 100 V.		
3	UVLO	I	Input Pin of Undervoltage Comparator	Resistor divider from $V_{\text{IN}}$ to UVLO to GND programs the undervoltage detection threshold. An internal current source is enabled when UVLO is above 1.225 V to provide hysteresis. When UVLO pin is pulled below 0.66 V externally, the parts goes in shutdown mode.		
4	RON	I	On-Time Control	A resistor between this pin and $V_{\text{IN}}$ sets the switch on-time as a function of $V_{\text{IN}}$ . Minimum recommended on-time is 100 ns at max input voltage.		
5	FB	I	Feedback	This pin is connected to the inverting input of the internal regulation comparator. The regulation level is 1.225 V.		
6	VCC	0	Output From the Internal High Voltage Series Pass Regulator. Regulated at 7.6 V	The internal $V_{CC}$ regulator provides bias supply for the gate drivers and other internal circuitry. A 1.0- $\mu$ F decoupling capacitor is recommended.		
7	BST	I	Bootstrap Capacitor	An external capacitor is required between the BST and SW pins (0.01- $\upmu$ F ceramic). The BST pin capacitor is charged by the $V_{CC}$ regulator through an internal diode when the SW pin is low.		
8	SW	0	Switching Node	Power switching node. Connect to the output inductor and bootstrap capacitor.		
_	EP	_	Exposed Pad	Exposed pad must be connected to RTN pin. Connect to system ground plane on application board for reduced thermal resistance.		



# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

	MIN <sup>(1)</sup>	MAX	UNIT
V <sub>IN</sub> , UVLO to RTN	- 0.3	100	V
SW to RTN	- 1.5	V <sub>IN</sub> + 0.3	V
SW to RTN (100 ns transient)	- 5	V <sub>IN</sub> + 0.3	V
BST to V <sub>CC</sub>		100	V
BST to SW		13	V
R <sub>ON</sub> to RTN	- 0.3	100	V
V <sub>CC</sub> to RTN	- 0.3	13	V
FB to RTN	- 0.3	5	V
Maximum junction temperature <sup>(2)</sup>		150	°C
Storage temperature range, T <sub>stg</sub>	- 55	150	°C

<sup>(1)</sup> Absolute Maximum Ratings are limits beyond which damage to the device may occur. #6.3 are conditions under which operation of the device is intended to be functional. For verified specifications and test conditions, see the #6.5. The RTN pin is the GND reference electrically connected to the substrate.

# 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Lieurostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
V <sub>IN</sub> voltage	7.5	100	V
Operating junction temperature <sup>(2)</sup>	- 40	125	°C

<sup>(1)</sup> Recommended Operating Conditions are conditions under the device is intended to be functional. For specifications and test conditions, see #6.5.

# **6.4 Thermal Information**

		LM5		
THERMAL METRICS <sup>(1)</sup>		NGU (WSON)	DDA (SO PowerPAD)	UNIT
		8 PINS	8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	41.3	41.1	°C/W
R <sub>0</sub> JCbot	Junction-to-case (bottom) thermal resistance	3.2	2.4	°C/W
ΨЈВ	Junction-to-board thermal characteristic parameter	19.2	24.4	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	19.1	30.6	°C/W
R <sub>0</sub> JCtop	Junction-to-case (top) thermal resistance	34.7	37.3	°C/W
$\Psi_{\sf JT}$	Junction-to-top thermal characteristic parameter	0.3	6.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Submit Document Feedback

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.5 Electrical Characteristics

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range, unless otherwise stated.  $V_{IN}$  = 48 V unless otherwise stated. See<sup>(1)</sup>.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub> SUPP	LY					
V <sub>CC</sub> Reg	V <sub>CC</sub> Regulator Output	V <sub>IN</sub> = 48 V, I <sub>CC</sub> = 20 mA	6.25	7.6	8.55	V
	V <sub>CC</sub> Current Limit	V <sub>IN</sub> = 48 V <sup>(2)</sup>	26			mA
	V <sub>CC</sub> Undervoltage Lockout Voltage (V <sub>CC</sub> increasing)		4.15	4.5	4.9	V
	V <sub>CC</sub> Undervoltage Hysteresis			300		mV
	V <sub>CC</sub> Drop Out Voltage	V <sub>IN</sub> = 9 V, I <sub>CC</sub> = 20 mA		2.3		V
	I <sub>IN</sub> Operating Current	Nonswitching, FB = 3 V		1.75		mA
	I <sub>IN</sub> Shutdown Current	UVLO = 0 V		50	225	μA
SWITCH C	CHARACTERISTICS	1				
	Buck Switch R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200 mA, BST-SW = 7 V		0.8	1.8	Ω
	Synchronous R <sub>DS(ON)</sub>	I <sub>TEST</sub> = 200 mA		0.45	1	Ω
	Gate Drive UVLO	V <sub>BST</sub> - V <sub>SW</sub> Rising	2.4	3	3.6	V
	Gate Drive UVLO Hysteresis			260		mV
CURRENT	LIMIT					
	Current Limit Threshold		390	575	750	mA
	Current Limit Response Time	Time to Switch Off		150		ns
	OFF-Time Generator (Test 1)	FB = 0.1 V, V <sub>IN</sub> = 48 V		12		μs
	OFF-Time Generator (Test 2)	FB = 1.0 V, V <sub>IN</sub> = 48 V		2.5		μs
REGULAT	ION AND OVERVOLTAGE COMPA	RATORS				
	FB Regulation Level	Internal Reference Trip Point for Switch ON	1.2	1.225	1.25	V
	FB Overvoltage Threshold	Trip Point for Switch OFF		1.62		V
	FB Bias Current			60		nA
UNDERVO	DLTAGE SENSING FUNCTION				•	
	UV Threshold	UV Rising	1.19	1.225	1.26	V
	UV Hysteresis Input Current	UV = 2.5 V	- 10	- 20	- 29	μA
	Remote Shutdown Threshold	Voltage at UVLO Falling	0.32	0.66		V
	Remote Shutdown Hysteresis			110		mV
THERMAL	SHUTDOWN					
T <sub>sd</sub>	Thermal Shutdown Temperature			165		°C
	Thermal Shutdown Hysteresis			20		°C

<sup>(1)</sup> All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

# 6.6 Timing Requirements

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN}$  = 48 V, unless otherwise stated.

		MIN	NOM	MAX	UNIT
ON-TIME GENERATOR					
T <sub>ON</sub> Test 1	V <sub>IN</sub> = 32 V, R <sub>ON</sub> = 100 k Ω	270	350	460	ns
T <sub>ON</sub> Test 2	V <sub>IN</sub> = 48 V, R <sub>ON</sub> = 100 k Ω	188	250	336	ns
T <sub>ON</sub> Test 3	$V_{IN} = 75 \text{ V}, R_{ON} = 250 \text{ k} \Omega$	250	370	500	ns


<sup>(2)</sup> V<sub>CC</sub> provides self bias for the internal gate drive and control circuits. Device thermal limitations limit external loading.




Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range unless otherwise stated.  $V_{IN}$  = 48 V, unless otherwise stated.

		MIN	NOM	MAX	UNIT
T <sub>ON</sub> Test 4	V <sub>IN</sub> = 10 V, R <sub>ON</sub> = 250 k Ω	1880	3200	4425	ns
MINIMUM OFF-TIME					
Minimum Off-Timer	FB = 0 V		144		ns

# **6.7 Typical Characteristics**








# 7 Detailed Description

### 7.1 Overview

The LM5018 step-down switching regulator features all the functions needed to implement a low-cost, efficient, buck converter capable of supplying up to 300 mA to the load. This high-voltage regulator contains 100 V, N-channel buck and synchronous switches, is easy to implement, and is provided in thermally-enhanced SO PowerPAD-8 and WSON-8 packages. The regulator operation is based on a constant on-time control scheme using an on-time inversely proportional to  $V_{IN}$ . This control scheme does not require loop compensation. The current limit is implemented with a forced off-time inversely proportional to  $V_{OUT}$ . This scheme ensures short circuit protection while providing minimum foldback. The simplified block diagram of the LM5018 is shown in the #7.2

The LM5018 device can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well-suited for 48-V telecom and automotive power bus ranges. Protection features include: thermal shutdown, undervoltage lockout, minimum forced off-time, and an intelligent current limit.

# 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 Control Overview

The LM5018 buck regulator employs a control principle based on a comparator and a one-shot on-timer, with the output voltage feedback (FB) compared to an internal reference (1.225 V). If the FB voltage is below the reference, the internal buck switch is turned on for the one-shot timer period, which is a function of the input voltage and the programming resistor ( $R_{ON}$ ). Following the on-time, the switch remains off until the FB voltage falls below the reference, but never before the minimum off-time forced by the minimum off-time one-shot timer. When the FB pin voltage falls below the reference and the minimum off-time one-shot period expires, the buck

switch is turned on for another on-time one-shot period. This continues until regulation is achieved and the FB voltage is approximately equal to 1.225 V (typ).

In a synchronous buck converter, the low-side (sync) FET is 'on' when the high-side (buck) FET is 'off.' The inductor current ramps up when the high-side switch is 'on' and ramps down when the high-side switch is 'off'. There is no diode emulation feature in this IC, therefore, the inductor current can ramp in the negative direction at light load. This causes the converter to operate in continuous conduction mode (CCM) regardless of the output loading. The operating frequency remains relatively constant with load and line variations. The operating frequency can be calculated as shown in 方程式 1.

$$f_{SW} = \frac{V_{OUT}}{K \times R_{ON}}$$
 (1)

where

•  $K = 9 \times 10^{-11}$ 

The output voltage ( $V_{OUT}$ ) is set by two external resistors ( $R_{FB1}$ ,  $R_{FB2}$ ). The regulated output voltage is calculated as shown in 方程式 2.

$$V_{OUT} = 1.225V \times \frac{R_{FB2} + R_{FB1}}{R_{FB1}}$$
 (2)

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of ESR for the output capacitor ( $C_{OUT}$ ). A minimum of 25 mV of ripple voltage at the feedback pin (FB) is required for the LM5018. In cases where the capacitor ESR is too small, additional series resistance can be required ( $R_C$  in  $\mathbb{Z}$  7-1).




图 7-1. Low Ripple Output Configuration

# 7.3.2 V<sub>CC</sub> Regulator

The LM5018 device contains an internal high-voltage linear regulator with a nominal output of 7.6 V. The input pin ( $V_{IN}$ ) can be connected directly to the line voltages up to 100 V. The  $V_{CC}$  regulator is internally current limited to 30 mA. The regulator sources current into the external capacitor at  $V_{CC}$ . This regulator supplies current to internal circuit blocks including the synchronous MOSFET driver and the logic circuits. When the voltage on the  $V_{CC}$  pin reaches the undervoltage lockout ( $V_{CC}$  UVLO) threshold of 4.5 V, the IC is enabled.

An internal diode connected from  $V_{CC}$  to the BST pin replenishes the charge in the gate drive bootstrap capacitor when SW pin is low.

At high-input voltages, the power dissipated in the high-voltage regulator is significant and can limit the overall achievable output power. As an example, with the input at 48 V and switching at high frequency, the  $V_{CC}$  regulator can supply up to 7 mA of current resulting in 48 V × 7 mA = 336 mW of power dissipation. If the  $V_{CC}$  voltage is driven externally by an alternate voltage source between 8.55 V and 13 V, the internal regulator is disabled. This reduces the power dissipation in the IC.

### 7.3.3 Regulation Comparator

The feedback voltage at FB is compared to an internal 1.225 V reference. In normal operation, when the output voltage is in regulation, an on-time period is initiated when the voltage at FB falls below 1.225 V. The high-side switch stays on for the on-time, causing the FB voltage to rise above 1.225 V. After the on-time period, the high-side switch stays off until the FB voltage again falls below 1.225 V. During start-up, the FB voltage is below 1.225 V at the end of each on-time, causing the high-side switch to turn on immediately after the minimum forced off-time of 144 ns. The high-side switch can be turned off before the on-time is over if the peak current in the inductor reaches the current limit threshold.

# 7.3.4 Overvoltage Comparator

The feedback voltage at FB is compared to an internal 1.62 V reference. If the voltage at FB rises above 1.62 V, the on-time pulse is immediately terminated. This condition can occur if the input voltage and the output load changes suddenly. The high-side switch does not turn on again until the voltage at FB falls below 1.225 V.

#### 7.3.5 On-Time Generator

The on-time for the LM5018 is determined by the  $R_{ON}$  resistor and is inversely proportional to the input voltage  $(V_{IN})$ , resulting in a nearly constant frequency as  $V_{IN}$  is varied over its range. The on-time for the LM5018 can be calculated using 方程式 3.

$$T_{ON} = \frac{10^{-10} \times R_{ON}}{V_{IN}} \tag{3}$$

See  $\boxtimes$  6-5. R<sub>ON</sub> must be selected for a minimum on-time (at maximum V<sub>IN</sub>) greater than 100 ns, for proper operation. This requirement limits the maximum switching frequency for high V<sub>IN</sub>.

#### 7.3.6 Current Limit

The LM5018 device contains an intelligent current limit off-timer. If the current in the buck switch exceeds 575 mA, the present cycle is immediately terminated, and a non-resetable off-timer is initiated. The length of off-time is controlled by the FB voltage and the input voltage  $V_{IN}$ . As an example, when FB = 0 V and  $V_{IN}$  = 48 V, the maximum off-time is set to 16  $\mu$  s. This condition occurs when the output is shorted, and during the initial part of start-up. This amount of time ensures safe short circuit operation up to the maximum input voltage of 100 V.

In cases of overload where the FB voltage is above zero volts (not a short circuit), the current limit off-time is reduced. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from 方程式 4.

$$T_{OFF(ILIM)} = \frac{0.07 \times V_{IN}}{V_{FB} + 0.2V} \mu s \tag{4}$$

The current limit protection feature is peak limited. The maximum average output is less than the peak.

#### 7.3.7 N-Channel Buck Switch and Driver

The LM5018 device integrates an N-Channel Buck switch and associated floating high-voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage diode. A 0.01- $\mu$ F ceramic capacitor connected between the BST pin and the SW pin provides the voltage to the driver during the on-time. During each off-time, the SW pin is at approximately 0 V, and the bootstrap capacitor charges from  $V_{CC}$  through the internal diode. The minimum off-timer, set to 144 ns, ensures a minimum time each cycle to recharge the bootstrap capacitor.

### 7.3.8 Synchronous Rectifier

The LM5018 device provides an internal synchronous N-Channel MOSFET rectifier. This MOSFET provides a path for the inductor current to flow when the high-side MOSFET is turned off.

The synchronous rectifier has no diode emulation mode, and is designed to keep the regulator in continuous conduction mode even during light loads which would otherwise result in discontinuous operation.

### 7.3.9 Undervoltage Detector

The LM5018 device contains a dual level undervoltage lockout (UVLO) circuit. A summary of threshold voltages and operational states is provided in the #7.4. When the UVLO pin voltage is below 0.66 V, the regulator is in a low current shutdown mode. When the UVLO pin voltage is greater than 0.66 V but less than 1.225 V, the regulator is in standby mode. In standby mode, the  $V_{CC}$  bias regulator is active while the regulator output is disabled. When the  $V_{CC}$  pin exceeds the  $V_{CC}$  undervoltage threshold and the UVLO pin voltage is greater than 1.225 V, normal operation begins. An external set-point voltage divider from  $V_{IN}$  to GND can be used to set the minimum operating voltage of the regulator.

UVLO hysteresis is accomplished with an internal 20-  $\mu$ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO threshold is exceeded, the current source is activated to quickly raise the voltage at the UVLO pin. The hysteresis is equal to the value of this current times the resistance  $R_{\rm UV/2}$ .

If the UVLO pin is connected directly to the  $V_{IN}$  pin, the regulator begins operation once the  $V_{CC}$  undervoltage is satisfied.




图 7-2. UVLO Resistor Setting

#### 7.3.10 Thermal Protection

The LM5018 device must be operated so the junction temperature does not exceed 150°C during normal operation. An internal Thermal Shutdown circuit is provided to protect the LM5018 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low-power reset state, disabling the buck switch and the  $V_{CC}$  regulator. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 145°C (typical hysteresis = 20°C), the  $V_{CC}$  regulator is enabled, and normal operation is resumed.

### 7.3.11 Ripple Configuration

The LM5018 uses Constant-On-Time (COT) control scheme, in which the on-time is terminated by an on-timer, and the off-time is terminated by the feedback voltage ( $V_{FB}$ ) falling below the reference voltage ( $V_{REF}$ ). Therefore, for stable operation, the feedback voltage must decrease monotonically, in phase with the inductor current during the off-time. Furthermore, this change in feedback voltage ( $V_{FB}$ ) during off-time must be large enough to suppress any noise component present at the feedback node.

表 7-1 shows three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and Type 2 ripple circuits couple the ripple at the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging/discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor.

The capacitive ripple is not in phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at the output node  $(V_{OUT})$  for stable operation. If this condition is not satisfied, unstable switching behavior is observed in COT converters, with multiple on-time bursts in close succession followed by a long off-time.

Type 3 ripple method uses  $R_r$  and  $C_r$  and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is ac-coupled using  $C_{ac}$  to the feedback node (FB). Because this circuit does not use the output voltage ripple, it is ideally suited for applications where low output voltage ripple is required. See the *AN-1481* 

Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs (SNVA166) for more details for each ripple generation method.

表 7-1. Ripple Configuration

TYPE 1 LOWEST COST CONFIGURATION	TYPE 2 REDUCED RIPPLE CONFIGURATION	TYPE 3 MINIMUM RIPPLE CONFIGURATION
V <sub>OUT</sub> R <sub>FB2</sub> R <sub>C</sub> To FB  R <sub>FB1</sub> GND	Vout  Cac  R <sub>FB1</sub> R <sub>FB1</sub> Cout  GND	R <sub>r</sub> C <sub>r</sub> R <sub>FB2</sub> GND
$R_{C} \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}} \times \frac{V_{OUT}}{V_{REF}} $ (5)	$C \ge \frac{5}{f_{sw}(R_{FB2}  R_{FB1})}$ $R_C \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}}$ (6)	$C_{r} = 3300 \text{ pF}$ $C_{ac} = 100 \text{ nF}$ $R_{r}C_{r} \le \frac{(V_{IN(MIN)} - V_{OUT}) \times T_{ON}}{25 \text{ mV}}$ (7)

#### 7.3.12 Soft Start

A soft-start feature can be implemented with the LM5018 using an external circuit. As shown in  $\boxed{8}$  7-3, the soft-start circuit consists of one capacitor,  $C_1$ , two resistors,  $R_1$  and  $R_2$ , and a diode, D. During the initial start-up, the VCC voltage is established prior to the  $V_{OUT}$  voltage. Capacitor  $C_1$  is discharged and D is thereby forward biased to pull up the FB voltage. The FB voltage exceeds the reference voltage (1.225 V) and switching is therefore disabled. As capacitor  $C_1$  charges, the voltage at node B gradually decreases and switching commences.  $V_{OUT}$  gradually rises to maintain the FB voltage at the reference voltage. Once the voltage at node B is less than a diode drop above FB voltage, the soft-start sequence is finished and D is reverse biased.

During the initial part of the start-up, the FB voltage can be approximated as follows. Note that the effect of  $R_1$  has been ignored to simplify the calculation shown in  $\bar{\jmath}$   $\bar{z}$  8.

$$V_{FB} = (VCC - V_D) \times \frac{R_{FB1} \times R_{FB2}}{R_2 \times (R_{FB1} + R_{FB2}) + R_{FB1} \times R_{FB2}}$$
(8)

C1 is charged after the first start-up. Diode D1 is optional and can be added to discharge C1 and initialize the soft-start sequence when the input voltage experiences a momentary drop.

To achieve the desired soft-start, the following design guidance is recommended:

- 1.  $R_2$  is selected so that  $V_{FB}$  is higher than 1.225 V for a  $V_{CC}$  of 4.5 V, but is lower than 5 V when  $V_{CC}$  is 8.55 V. If an external  $V_{CC}$  is used,  $V_{FB}$  must not exceed 5 V at maximum  $V_{CC}$ .
- 2.  $C_1$  is selected to achieve the desired start-up time that can be determined from 方程式 9.

$$t_{S} = C_{1} \times (R_{2} + \frac{R_{FB1} \times R_{FB2}}{R_{FB1} + R_{FB2}})$$
(9)

3.  $R_1$  is used to maintain the node B voltage at zero after the soft start is finished. A value larger than the feedback resistor divider is preferred. Note that the effect of  $R_1$  is ignored in the previous equations.

Based on the schematic shown in 88-1, selecting  $C_1 = 1 \mu F$ ,  $R_2 = 1 k\Omega$ , and  $R_1 = 30 k\Omega$  results in a soft-start time of about 2 ms.




图 7-3. Soft-Start Circuit

### 7.4 Device Functional Modes

The UVLO pin controls the operating mode of the LM5018 device (see 表 7-2 for the detailed functional states).

表 7-2. UVLO Mode

UVLO	V <sub>CC</sub>	MODE	DESCRIPTION
< 0.66 V	Disabled	Shutdown	V <sub>CC</sub> regulator disabled. Switching disabled
0.66 V — 1.225 V	Enabled	Standby	V <sub>CC</sub> regulator enabled Switching disabled
> 1.225 V	V <sub>CC</sub> < 4.5 V	Standby	V <sub>CC</sub> regulator enabled. Switching disabled
~ 1.223 V	V <sub>CC</sub> > 4.5 V	Operating	V <sub>CC</sub> enabled. Switching enabled

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

# 8 Application and Implementation

#### Note

以下应用部分中的信息不属于 TI 器件规格的范围,TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

# 8.1 Application Information

The LM5018 device is a step-down DC-DC converter. The device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 300 mA. Use the following design procedure to select component values for the LM5018 device. Alternately, use the WEBENCH® software to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

# 8.2 Typical Applications

### 8.2.1 Application Circuit: 12.5- to 95-V Input and 10-V, 300-mA Output Buck Converter

The application schematic of a buck supply is shown in 🗵 8-1. For output voltage (V<sub>OUT</sub>) above the maximum regulation threshold of  $V_{CC}$  (8.55 V, see the # 6.5), the  $V_{CC}$  pin can be connected to  $V_{OUT}$  through a diode (D2), for higher efficiency and lower power dissipation in the IC.

The following design example uses equations from the #7.3 with component names provided in the 88.1. Corresponding component designators from 8 8-1 are also provided for each selected value.




图 8-1. 12.5-V to 95-V Input and 10-V, 300-mA Output Buck Converter

### 8.2.1.1 Design Requirements

Selection of external components is illustrated through a design example. The design example specifications are shown in 表 8-1.

表 8-1. Buck Converter	Design Specifications
METERS	

DESIGN PARAMETERS	VALUE				
Input Range	12.5 V to 95 V, transients up to 100 V				
Output Voltage	10 V				
Maximum Output Current	300 mA				
Nominal Switching Frequency	≈ 440 kHz				

#### 8.2.1.2 Detailed Design Procedure

### 8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5018 device with the WEBENCH® Power Designer.

- Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 8.2.1.2.2 RFB1, RFB2

 $V_{OUT} = V_{FB} \times (R_{FB2} / R_{FB1} + 1)$ , and since  $V_{FB} = 1.225$  V, the ratio of  $R_{FB2}$  to  $R_{FB1}$  is calculated to be 7:1. Standard values are chosen with  $R_{FB2} = R1 = 6.98$  k $\Omega$  and  $R_{FB1} = R6 = 1.00$  k $\Omega$ . Other values can be used as long as the 7:1 ratio is maintained.

#### 8.2.1.2.3 Frequency Selection

At the minimum input voltage, the maximum switching frequency of the LM5018 is restricted by the forced minimum off-time ( $T_{OFF(MIN)}$ ) as given by 方程式 10.

$$f_{\text{SW(MAX)}} = \frac{1 - D_{\text{MAX}}}{T_{\text{OFF(MIN)}}} = \frac{1 - 10/12.5}{200 \text{ ns}} = 1 \text{ MHz}$$
(10)

Similarly, at maximum input voltage, the maximum switching frequency of LM5018 is restricted by the minimum  $T_{ON}$  as given by 方程式 11.

$$f_{\text{SW(MAX)}} = \frac{D_{\text{MIN}}}{T_{\text{ON(MIN)}}} = \frac{10/48}{100 \text{ ns}} = 2.1 \text{ MHz}$$
 (11)

Resistor R<sub>ON</sub> sets the nominal switching frequency based on 方程式 12.

$$f_{\rm SW} = \frac{V_{\rm OUT}}{K \times R_{\rm ON}} \tag{12}$$

where

•  $K = 9 \times 10^{-11}$ 

Operation at high switching frequency results in lower efficiency while providing the smallest solution. For this example, 440 kHz was selected, resulting in  $R_{ON}$  = 253 k $\Omega$ . A standard value for  $R_{ON}$  = R3 = 237 k $\Omega$  is selected.

#### 8.2.1.2.4 Inductor Selection

The minimum inductance is selected to limit the inductor ripple current to 20 to 40 percent of the maximum load current. In addition, the peak inductor current at maximum load must be smaller than the minimum current limit threshold provided in the 节6.5. The inductor current ripple is given by 方程式 13.

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L1 \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$
(13)

$$I_{LI}(peak) = I_{OUT} + \frac{\Delta I_{L}(max)}{2} = 346 \text{ mA}$$
 (14)

The peak inductor current of 346 mA is smaller than the minimum current limit threshold of 390 mA. The selected inductor must be able to operate at the maximum current limit of 750 mA during start-up and overload conditions without saturating.

#### 8.2.1.2.5 Output Capacitor

The output capacitor is selected to minimize the capacitive ripple across it. The maximum ripple is observed at maximum input voltage and is given by 方程式 15.

$$C_{OUT} = \frac{\Delta I_L}{8 \times f_{sw} \times \Delta V_{ripple}}$$
 (15)

where

- $\triangle V_{ripple}$  is the voltage ripple across the capacitor
- $\Delta I_1$  is the peak-to-peak inductor ripple current

Assuming  $V_{IN}$  = 95 V and substituting  $\Delta V_{ripple}$  = 10 mV gives  $C_{OUT}$  = 2.6  $\mu$  F. A 4.7-  $\mu$  F standard value is selected for  $C_{OUT}$  = C9. An X5R or X7R type capacitor with a voltage rating 16 V or higher must be selected.

#### 8.2.1.2.6 Type II Ripple Circuit

A type II ripple circuit, as described in the # 7.3.11, section is chosen for this example. For a constant on-time converter to be stable, the injected in-phase ripple must be larger than the capacitive ripple on  $C_{OUT}$ .

Using type II ripple circuit equations with a minimum FB pin ripple of 25 mV, the values of the series resistor  $R_C$  and ac coupling capacitor  $C_{ac}$  can calculated.

$$C_{ac} \ge \frac{5}{f_{sw}(R_{FB2}||R_{FB1})}$$

$$R_C \ge \frac{25 \text{ mV}}{\Delta I_{L(MIN)}}$$
(16)

# 8.2.1.2.7 V<sub>CC</sub> and Bootstrap Capacitor

The V<sub>CC</sub> capacitor provides charge to bootstrap capacitor as well as internal circuitry and low side gate driver. The bootstrap capacitor provides charge to high-side gate driver. The recommended value for  $C_{VCC}$  = C7 = 1  $\mu$  F. A good value for  $C_{BST}$  = C1 = 0.01  $\mu$  F.

### 8.2.1.2.8 Input Capacitor

Input capacitor must be large enough to limit the input voltage ripple which can be calculated using 方程式 17.

$$C_{\text{IN}} \ge \frac{I_{\text{OUT}(\text{MAX})}}{4 \times f_{\text{SW}} \times \Delta V_{\text{IN}}}$$
(17)

Choosing a  $\Delta$  V<sub>IN</sub> = 0.5 V gives a minimum C<sub>IN</sub> = 0.34  $\mu$  F. A standard value of 1  $\mu$  F is selected for C<sub>IN</sub> = C4. The input capacitor must be rated for the maximum input voltage under all conditions. A 100 V X7R dielectric must be selected for this design.



Input capacitor must be placed directly across  $V_{IN}$  and RTN (pin 2 and 1) of the IC. If it is not possible to place all of the input capacitor close to the IC, a 0.1-  $\mu$  F capacitor must be placed near the IC to provide a bypass path for the high frequency component of the switching current.

### 8.2.1.2.9 UVLO Resistors

The UVLO resistors  $R_{UV1}$  and  $R_{UV2}$  set the UVLO threshold and hysteresis according to the relationship shown in 方程式 18 and 方程式 19.

$$V_{IN}(HYS) = I_{HYS} X R_{UV2}$$
 (18)


where

• I<sub>HYS</sub> = 20 μA

$$V_{IN} (UVLO, rising) = 1.225 V x \left( \frac{R_{UV2}}{R_{UV1}} + 1 \right)$$
 (19)

Setting UVLO hysteresis of 2.5 V and UVLO rising threshold of 12 V results in  $R_{UV1}$  = 14.53 k $\Omega$  and  $R_{UV2}$  = 125 k $\Omega$ . Selecting standard values of  $R_{UV1}$  = R7 = 14 k $\Omega$  and  $R_{UV2}$  = R5 = 127 k $\Omega$  results in UVLO threshold and hysteresis of 12.4 V and 2.5 V, respectively.

# 8.2.1.3 Application Curves





### 8.2.2 Typical Isolated DC-DC Converter Using LM5018

$$V_{OUT2} = V_{OUT1} \times \frac{N_S}{N_P} - V_F$$
 (20)

### where

- V<sub>F</sub> is the forward voltage drop of D1.
- N<sub>P</sub> and N<sub>S</sub> are the number of turns on the primary and secondary of coupled inductor X1.

For output voltage ( $V_{OUT1}$ ) more than one diode drop above the maximum  $V_{CC}$  (8.55 V), the  $V_{CC}$  pin can be diode connected to  $V_{OUT1}$  for higher efficiency and low dissipation in the IC.




图 8-5. Isolated Fly-Buck<sup>™</sup> Converter Using LM5018

### 8.2.2.1 Design Requirements

表 8-2 lists the design parameters of this example.

表 8-2. Buck Converter Design Specifications

	<u> </u>
DESIGN PARAMETERS	VALUE
Input Range	20 V to 100 V
Primary Output Voltage	10 V
Secondary (Isolated) Output Voltage	9.5 V
Maximum Output Current (Primary + Secondary)	250 mA
Maximum Power Output	2.5 W
Nominal Switching Frequency	750 kHz

### 8.2.2.2 Detailed Design Procedure

#### 8.2.2.2.1 Transformer Turns Ratio

The transformer turns ratio is selected based on the ratio of the primary output voltage to the secondary (isolated) output voltage. In this design example, the two outputs are nearly equal and a 1:1 turns ratio transformer is selected. Therefore, N2 / N1 = 1. If the secondary (isolated) output voltage is significantly higher or lower than the primary output voltage, a turns ratio less than or greater than 1 is recommended. The primary output voltage is normally selected based on the input voltage range such that the duty cycle of the converter does not exceed 50% at the minimum input voltage. This condition is satisfied if VOUT1 <  $V_{IN\ MIN}$  / 2.

#### 8.2.2.2.2 Total IOUT

The total primary referred load current is calculated by multiplying the isolated output load or loads by the turns ratio of the transformer as shown in 方程式 21.

$$I_{OUT(MAX)} = I_{OUT1} + I_{OUT2} \times \frac{N2}{N1} = 0.25 \text{ A}$$
 (21)

#### 8.2.2.2.3 RFB1, RFB2

The feedback resistors are selected to set the primary output voltage. The selected value for  $R_{FB1}$  is 1 k $\Omega$ .  $R_{FB2}$  can be calculated using the following equations to set  $V_{OUT1}$  to the specified value of 10 V. A standard resistor value of 7.32 k $\Omega$  is selected for  $R_{FB2}$ .

$$V_{OUT1} = 1.225V \times \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$
 (22)

$$\rightarrow R_{FB2} = \left(\frac{V_{OUT1}}{1.225} - 1\right) \times R_{FB1} = 7.16 \text{ k}\Omega$$
 (23)

#### 8.2.2.2.4 Frequency Selection

方程式 1 is used to calculate the value of R<sub>ON</sub> required to achieve the desired switching frequency.

$$f_{SW} = \frac{V_{OUT1}}{K \times R_{ON}}$$
 (24)

where

• 
$$K = 9 \times 10^{-11}$$

For  $V_{OUT1}$  of 10 V and  $f_{SW}$  of 750 kHz, the calculated value of  $R_{ON}$  is 148 kΩ. A lower value of 130 kΩ is selected for this design to allow for second order effects at high switching frequency that are not included in <math><math><math>24.

### 8.2.2.2.5 Transformer Selection

A coupled inductor or a flyback-type transformer is required for this topology. Energy is transferred from primary to secondary when the low-side synchronous switch of the buck converter is conducting.

The maximum inductor primary ripple current that can be tolerated without exceeding the buck switch peak current limit threshold (0.39 A minimum) is given by 方程式 25.

$$\Delta I_{L1} = \left(0.39 \text{ A} - I_{OUT1} - I_{OUT2} \times \frac{N2}{N1}\right) \times 2 = 0.28 \text{ A}$$
(25)

Using the maximum peak-to-peak inductor ripple current  $\Delta I_{L1}$  from 方程式 25, the minimum inductor value is given by 方程式 26.

$$L1 = \frac{V_{IN(MAX)} - V_{OUT}}{\Delta I_{L1} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN(MAX)}} = 42.6 \ \mu H \tag{26}$$

A higher value of 47  $\mu$ H is selected to ensure the high-side switch current does not exceed the minimum peak current limit threshold.

#### 8.2.2.2.6 Primary Output Capacitor

In a conventional buck converter, the output ripple voltage is calculated as shown in 方程式 27.



$$\Delta V_{OUT} = \frac{\Delta I_{L1}}{8 \times f \times C_{OUT1}}$$
(27)

To limit the primary output ripple voltage  $\Delta V_{OUT1}$  to approximately 50 mV, an output capacitor  $C_{OUT1}$  of 0.93  $\mu F$  is required.

图 8-6 shows the primary winding current waveform (IL1) of a Fly-Buck converter. The reflected secondary winding current adds to the primary winding current during the buck switch off-time. Because of this increased current, the output voltage ripple is not the same as in conventional buck converter. The output capacitor value calculated in 方程式 27 must be used as the starting point. Optimization of output capacitance over the entire line and load range must be done experimentally. If the majority of the load current is drawn from the secondary isolated output, a better approximation of the primary output voltage ripple is given by 方程式 28.

$$\Delta V_{OUT1} = \frac{\left(I_{OUT2} \times \frac{N2}{N1}\right) \times T_{ON(MAX)}}{C_{OUT1}} \approx 0.16 \text{ V}$$

$$T_{ON(MAX)} \times I_{OUT2} \times N2/N1$$

$$I_{L_2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

$$T_{ON(MAX)} \times I_{OUT2}$$

图 8-6. Current Waveforms for COUT1 Ripple Calculation

A standard 1- $\mu$ F, 25-V capacitor is selected for this design. If lower output voltage ripple is required, a higher value must be selected for  $C_{OUT1}$  and  $C_{OUT2}$ .

# 8.2.2.2.7 Secondary Output Capacitor

A simplified waveform for secondary output current ( $I_{OUT2}$ ) is shown in  $\boxtimes$  8-7.




图 8-7. Secondary Current Waveforms for C<sub>OUT2</sub> Ripple Calculation

The secondary output current ( $I_{OUT2}$ ) is sourced by  $C_{OUT2}$  during on-time of the buck switch,  $T_{ON}$ . Ignoring the current transition times in the secondary winding, the secondary output capacitor ripple voltage can be calculated using 方程式 29.

$$\Delta V_{OUT2} = \frac{I_{OUT2} \times T_{ON (MAX)}}{C_{OUT2}}$$
(29)

For a 1:1 transformer turns ratio, the primary and secondary voltage ripple equations are identical. Therefore,  $C_{OUT2}$  is chosen to be equal to  $C_{OUT1}$  (1  $\mu$ F) to achieve comparable ripple voltages on primary and secondary outputs.

If lower output voltage ripple is required, a higher value must be selected for C<sub>OUT1</sub> and C<sub>OUT2</sub>.

#### 8.2.2.2.8 Type III Feedback Ripple Circuit

A type III ripple circuit as described in #7.3.11 is required for the Fly-Buck topology. Type I and Type II ripple circuits use series resistance and the triangular inductor ripple current to generate ripple at V<sub>OUT</sub> and the FB pin. The primary ripple current of a Fly-Buck is the combination or primary and reflected secondary currents as illustrated in 8.6. In the Fly-Buck topology, Type I and Type II ripple circuits suffer from large jitter as the reflected load current affects the feedback ripple.




图 8-8. Type III Ripple Circuit

Selecting the Type III ripple components using the equations from # 7.3.11 ensures that the FB pin ripple is be greater than the capacitive ripple from the primary output capacitor  $C_{OUT1}$ . The feedback ripple component values are chosen as shown in  $\bar{\jmath}$   $\mp$  30.

$$C_r = 1000 \text{ pF}$$
 $C_{ac} = 0.1 \text{ }\mu\text{F}$ 
 $R_r C_r \le \frac{\left(V_{\text{IN (MIN)}} - V_{\text{OUT}}\right) \times T_{\text{ON}}}{50 \text{ mV}}$ 
(30)

The calculated value for Rr is 66 k $\Omega$ . This value provides the minimum ripple for stable operation. A smaller resistance must be selected to allow for variations in T<sub>ON</sub>, C<sub>OUT1</sub>, and other components. For this design, Rr value of 46.4 k $\Omega$  is selected.

### 8.2.2.2.9 Secondary Diode

The reverse voltage across secondary-rectifier diode D1 when the high-side buck switch is off can be calculated using 方程式 31.

$$V_{D1} = \frac{N2}{N1} V_{IN} \tag{31}$$

For a  $V_{\text{IN MAX}}$  of 95 V and the 1:1 turns ratio of this design, a 100-V Schottky is selected.

# 8.2.2.2.10 V<sub>CC</sub> and Bootstrap Capacitor

A 1-μF capacitor of 16 V or higher rating is recommended for the V<sub>CC</sub> regulator bypass capacitor.

A good value for the BST pin bootstrap capacitor is 0.01-µF with a 16 V or higher rating.

# 8.2.2.2.11 Input Capacitor

The input capacitor is typically a combination of a smaller bypass capacitor located near the regulator IC and a larger bulk capacitor. The total input capacitance must be large enough to limit the input voltage ripple to a desired amplitude. For input ripple voltage  $\Delta V_{IN}$ ,  $C_{IN}$  can be calculated using 方程式 32.

$$C_{IN} \ge \frac{I_{OUT(MAX)}}{4 \times f \times \Delta V_{IN}} \tag{32}$$

Choosing a  $\triangle$  V<sub>IN</sub> of 0.5 V gives a minimum C<sub>IN</sub> of 0.167  $\mu$  F. A standard value of 0.1  $\mu$  F is selected for C<sub>BYP</sub> in this design. A bulk capacitor of higher value reduces voltage spikes due to parasitic inductance between the power source to the converter. A standard value of 1  $\mu$  F is selected for C<sub>IN</sub> in this design. The voltage ratings of the two input capacitors must be greater than the maximum input voltage under all conditions.

### 8.2.2.2.12 UVLO Resistors

UVLO resistors  $R_{UV1}$  and  $R_{UV2}$  set the undervoltage lockout threshold and hysteresis according to 方程式 33 and 方程式 34.

$$V_{\text{IN (HYS)}} = I_{\text{HYS}} \times R_{\text{UV2}}$$
(33)

where

I<sub>HYS</sub> = 20 μ A, typical

$$V_{IN}(UVLO, rising) = 1.225V \times \left(\frac{R_{UV2}}{R_{UV1}} + 1\right)$$
 (34)

### 8.2.2.2.13 V<sub>CC</sub> Diode

Diode D2 is an optional diode connected between  $V_{OUT1}$  and the  $V_{CC}$  regulator output pin. When  $V_{OUT1}$  is more than one diode drop greater than the  $V_{CC}$  voltage, the  $V_{CC}$  bias current is supplied from  $V_{OUT1}$ . This results in reduced power losses in the internal  $V_{CC}$  regulator which improves converter efficiency.  $V_{OUT1}$  must be set to a voltage at least one diode drop higher than 8.55 V (the maximum  $V_{CC}$  voltage) if D2 is used to supply bias current.



# 8.2.2.3 Application Curves




图 8-9. Efficiency at 750 kHz, VOUT1 = 10 V




图 8-10. Steady-State Waveform (VIN = 48 V,  $I_{OUT1}$  = 0 mA,  $I_{OUT2}$  = 100 mA)




图 8-11. Step Load Response (VIN = 48 V,  $I_{OUT1}$  = 0, Step Load on  $I_{OUT2}$  = 80 mA to 180 mA)



# 9 Power Supply Recommendations

The LM5018 is a power management device. The power supply for the device is any DC voltage source within the specified input range.

# 10 Layout

# 10.1 Layout Guidelines

A proper layout is essential for optimum performance of the circuit. In particular, the following guidelines should be observed:

- 1. C<sub>IN</sub>: The loop consisting of input capacitor (C<sub>IN</sub>), V<sub>IN</sub> pin, and RTN pin carries switching currents. Therefore, the input capacitor must be placed close to the IC, directly across V<sub>IN</sub> and RTN pins and the connections to these two pins should be direct to minimize the loop area. In general it is not possible to accommodate all of input capacitance near the IC. A good practice is to use a 0.1- μ F or 0.47- μ F capacitor directly across the V<sub>IN</sub> and RTN pins close to the IC, and the remaining bulk capacitor as close as possible (see 图 10-1).
- 2. C<sub>VCC</sub> and C<sub>BST</sub>: The V<sub>CC</sub> and bootstrap (BST) bypass capacitors supply switching currents to the high and low side gate drivers. These two capacitors should also be placed as close to the IC as possible, and the connecting trace length and loop area should be minimized (see 

  10-1).
- 3. The Feedback trace carries the output voltage information and a small ripple component that is necessary for proper operation of LM5018. Therefore, care must be taken while routing the feedback trace to avoid coupling any noise to this pin. In particular, feedback trace must not run close to magnetic components, or parallel to any other switching trace.
- 4. SW trace: The SW node switches rapidly between V<sub>IN</sub> and GND every cycle and is therefore a possible source of noise. The SW node area should be minimized. In particular, the SW node should not be inadvertently connected to a copper plane or pour.

# 10.2 Layout Example




图 10-1. Placement of Bypass Capacitors



# 11 Device and Documentation Support

# 11.1 Device Support

# 11.1.1 Development Support

### 11.1.1.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM5018 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- · Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

# 11.2 Documentation Support

#### 11.2.1 Related Documentation

- AN-2292 Designing an Isolated Buck (Flybuck) Converter (SNVA674)
- AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs (SNVA166)
- AN-2239 LM5018 Isolated Evaluation Board (SNVA667)

### 11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

PowerPAD™ and are trademarks of Texas Instruments.

Fly-Buck<sup>™</sup> and Tl E2E<sup>™</sup> are trademarks of Texas Instruments.

WEBENCH® are registered trademarks of Texas Instruments.

所有商标均为其各自所有者的财产。

# 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 9-Sep-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5018MR/NOPB	ACTIVE	SO PowerPAD	DDA	8	95	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5018	C 1
										MR	Samples
LM5018MRX/NOPB	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5018	Samples
										MR	Jumpies
LM5018SD/NOPB	ACTIVE	WSON	NGU	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5018	Samples
LM5018SDX/NOPB	ACTIVE	WSON	NGU	8	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5018	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Sep-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2024

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5018MRX/NOPB	so	DDA	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
	PowerPAD	}										
LM5018SD/NOPB	WSON	NGU	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5018SDX/NOPB	WSON	NGU	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 13-May-2024



# \*All dimensions are nominal

Device	Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5018MRX/NOPB	SO PowerPAD	DDA	8	2500	356.0	356.0	36.0
LM5018SD/NOPB	WSON	NGU	8	1000	208.0	191.0	35.0
LM5018SDX/NOPB	WSON	NGU	8	4500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-May-2024

# **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM5018MR/NOPB	DDA	HSOIC	8	95	495	8	4064	3.05



PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE



### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE




#### NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.





PLASTIC SMALL OUTLINE - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司