





Support & ക് training

<span id="page-0-0"></span>

**[LM5009](https://www.ti.com.cn/product/cn/lm5009?qgpn=lm5009)**

[ZHCSNT4I](https://www.ti.com.cn/cn/lit/pdf/ZHCSNT4) – FEBRUARY 2006 – REVISED MAY 2021

# **LM5009** 宽输入、**100V**、**150mA** 降压开关稳压器

# **1** 特性

- 较新的产品: [LM5163](https://www.ti.com.cn/product/cn/LM5163?HQS=ds-snvs402-lm5163-feat-pf-en) 100V、0.5A 同步降压直流/ 直流转换器
- 集成 N 沟道 MOSFET
- 150mA 输出电流能力
- 超快瞬态响应
- 无需环路补偿
- V<sub>IN</sub> 前馈提供恒定的运行频率
- 开关频率可超过 600kHz
- 高运行效率
- 在 -40°C 至 +125°C 范围内 以 2% 的精度提供 2.5V 反馈
- 内部启动稳压器
- 智能电流限制保护
- 外部关断控制
- 热关断
- 8 引脚 VSSOP 和散热增强型 8 引脚 WSON 封装

# **2** 应用

- 用于经典线性稳压器应用的散热器
- 12V、24V、36V 和 48V [整流交流系统](https://www.ti.com/solution/industrial-ac-dc)
- [非隔离式交流电源电荷耦合电源](https://www.ti.com/solution/residential-breakers?variantid=26346)
- LED [电流源](https://www.ti.com/applications/industrial/lighting/overview.html)

**3** 说明

LM5009 降压开关稳压器具有实现低成本且高效的降压 稳压器所需的全部功能。该器件能够以 9.5V 至 95V 输 入源驱动 150mA 负载电流。开关频率可超过 600kHz,具体取决于输入和输出电压。输出电压可设 置为 2.5V 至 85V。此高压稳压器包含一个 N 沟道降压 开关和一个内部启动稳压器。该器件易于实施,采用8 引脚 VSSOP 和散热增强型 8 引脚 WSON 封装。该稳 压器基于控制方案,导通时间与 VIN 成反比。凭借这 一特性,该器件的工作频率在负载和输入电压发生变化 时,能够保持相对恒定。控制方案无需任何环路补偿, 可实现超快速瞬态响应。该器件实现了智能电流限制, 其强制关闭时间与 Vour 成反比。该方案可在提供更少 折返的同时确保实现短路控制。其他特性包括热关断、 Vcc 欠压锁定、栅极驱动欠压锁定和最大占空比限幅 器。

新产品 [LM5163](https://www.ti.com.cn/product/cn/LM5163?HQS=ds-snvs402-lm5163-desc-pf-en) 具有更少的 BOM 数量、更小的解决方 案尺寸、更低的工作静态电流以及许多其他特性。使用 [LM5163](https://www.ti.com.cn/product/cn/LM5163?HQS=ds-snvs402-lm5163-desc-pf-en) 开始 [WEBENCH](https://www.ti.com.cn/product/cn/LM5163?HQS=ds-snvs402-lm5163-desc-webench-en)® 设计。

器件信息

器件型号	封装	封装尺寸 ( 标称值
LM5009	VSSOP (8)	$13.00$ mm $\times$ 3.00mm
	WSON(8)	$4.00$ mm $\times$ 4.00mm







# **Table of Contents**





# **4 Revision History**

注:以前版本的页码可能与当前版本的页码不同



<span id="page-2-0"></span>

# **5 Pin Configuration and Functions**



# 图 **5-1. DGK, NGU Packages 8-Pin VSSOP, WSON Top View**

#### 表 **5-1. Pin Functions**





# <span id="page-3-0"></span>**6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor into each pin.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted) $(1)$ 



(1) Operating ratings are conditions under which operation of the device is intended to be functional. For specifications and test conditions, see the  $#6.5$  $#6.5$ .

### **6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](https://www.ti.com/lit/pdf/spra953).

<span id="page-4-0"></span>

## **6.5 Electrical Characteristics**

Typical limits are for T」 = 25°C only, and all maximum and minimum limits apply over the junction temperature (T」) range of –40°C to +125°C. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T $_{\rm J}$  = 25°C, and are provided for reference purposes only. Unless otherwise stated, the following conditions apply: V<sub>IN</sub> = 48 V and R<sub>ON</sub> = 200 kΩ.<sup>(1)</sup>.



(1) All electrical characteristics having room temperature limits are tested during production with T<sub>A</sub> = T」 = 25°C. All hot and cold limits are specified by correlating the electrical characteristics to process and temperature variations and applying statistical process control.

(2) The  $V_{CC}$  output is intended as a self bias for the internal gate drive power and control circuits. Device thermal limitations limit external loading.

(3) For devices procured in the WSON-8 package, the Rds(on) limits are specified by design characterization data only.



# <span id="page-5-0"></span>**6.6 Typical Characteristics**



<span id="page-6-0"></span>

# **7 Detailed Description**

## **7.1 Overview**

The LM5009 step-down switching regulator features all the functions needed to implement a low-cost, efficient, buck bias power converter. This high-voltage regulator contains a 100-V N-channel buck switch, is easy to implement, and is provided in VSSOP-8 and thermally-enhanced, WSON-8 packages. The regulator is based on a control scheme using an on-time inversely proportional to  $V_{\text{IN}}$ . The control scheme requires no loop compensation. Current limit is implemented with forced off-time that is inversely proportional to  $V_{\text{OUT}}$ . This scheme ensures short-circuit protection and provides minimum foldback. The functional block diagram of the LM5009 is shown in the  $\#$  7.2 section.

The LM5009 can be applied in numerous applications to efficiently regulate down higher voltages. This regulator is well-suited for 48-V telecom and 42-V automotive power bus ranges. Additional features include: thermal shutdown,  $V_{CC}$  undervoltage lockout, gate drive undervoltage lockout, maximum duty cycle limit timer, and the intelligent current limit off timer.



# **7.2 Functional Block Diagram**

# **7.3 Feature Description**

## **7.3.1 Control Circuit Overview**

The LM5009 is a buck dc-dc regulator that uses a control scheme where the on-time varies inversely with line voltage ( $V_{\text{IN}}$ ). Control is based on a comparator and the on-time one-shot, with the output voltage feedback (FB) compared to an internal reference (2.5 V). If the FB level is below the reference, then the buck switch is turned on for a fixed time determined by the line voltage and a programming resistor  $(R_{ON})$ . Following the on period, the switch remains off for at least the minimum off-timer period of 300 ns. If FB is still below the reference at that time, then the switch turns on again for another on-time period. This cycle continues until regulation is achieved, at which time the off-time increases based on the required duty cycle.

The LM5009 operates in discontinuous conduction mode at light load currents, and continuous conduction mode at heavy load current. In discontinuous conduction mode, current through the output inductor starts at zero and



(1)

<span id="page-7-0"></span>ramps up to a peak during the on-time, then ramps back to zero before the end of the off-time. The next on-time period starts when the voltage at FB falls below the internal reference—until then, the inductor current remains zero. In this mode the operating frequency is lower than in continuous conduction mode, and varies with load current. Therefore, at light loads the conversion efficiency is maintained because the switching losses reduce with the reduction in load and frequency. The discontinuous operating frequency can be calculated as by 方程式 1:

$$
F = \frac{V_{OUT}^2 \times L \times 1.28 \times 10^{20}}{R_L \times (R_{ON})^2}
$$

where

•  $R_1$  = the load resistance

In continuous conduction mode, current flows continuously through the inductor and never ramps down to zero. In this mode, the operating frequency is greater than the discontinuous mode frequency and remains relatively constant with load and line variations. The approximate continuous mode operating frequency can be calculated by 方程式 2:

$$
F = \frac{V_{OUT}}{1.25 \times 10^{-10} \times R_{ON}}
$$
 (2)

The output voltage (V<sub>OUT</sub>) is programmed by two external resistors; see the  $# 7.2$  $# 7.2$  section. The regulation point is calculated by 方程式 3:

$$
V_{\text{OUT}} = 2.5 \times (R1 + R2) / R2 \tag{3}
$$

This regulator regulates the output voltage based on ripple voltage at the feedback input, requiring a minimum amount of equivalent series resistance (ESR) for the output capacitor C2. A minimum of 25 mV of ripple voltage at the feedback pin (FB) is required for the LM5009. In cases where the capacitor ESR is too small, additional series resistance may be required (see R3 in the  $\#$  [7.2](#page-6-0) section).

For applications where lower output voltage ripple is required, the output can be taken directly from a low-ESR output capacitor, as shown in  $\boxtimes$  7-1. However, R3 slightly degrades the load regulation.



图 **7-1. Low Ripple Output Configuration**

## **7.3.2 High Voltage Startup Regulator**

The LM5009 contains an internal high voltage startup regulator. The input pin (VIN) can be connected directly to line voltages up to 95 V, with transient capability to 100 V. The regulator is internally current limited at 9.5 mA. Upon power-up, the regulator sources current into the external capacitor at VCC (C3). When the voltage on the VCC pin reaches the undervoltage lockout threshold of 6.3 V, the buck switch is enabled.

<span id="page-8-0"></span>

In applications involving a high value for  $V_{IN}$ , where power dissipation in the  $V_{CC}$  regulator is a concern, an auxiliary voltage can be diode connected to the VCC pin. Setting the voltage between 8 V and 14 V shuts off the internal regulator, reducing internal power dissipation, as shown in  $\mathbb{R}$  7-2. The current required into the VCC pin is illustrated in the  $\# 6.6$  $\# 6.6$  section.



图 **7-2. Self-Biased Configuration**

## **7.3.3 Regulation Comparator**

The feedback voltage at FB is compared to an internal 2.5-V reference. In normal operation (the output voltage is regulated), an on-time period is initiated when the voltage at FB falls below 2.5 V. The buck switch stays on for the programmed on-time, causing the FB voltage to rise above 2.5 V. After the on-time period, the buck switch stays off until the FB voltage again falls below 2.5 V. During start-up, the FB voltage is below 2.5 V at the end of each on-time, resulting in the minimum off-time. Bias current at the FB pin is less than 5 nA over temperature.

### **7.3.4 Overvoltage Comparator**

The feedback voltage at FB is compared to an internal 2.875-V reference. If the voltage at FB rises above 2.875 V, then the on-time pulse is immediately terminated. This condition can occur if the input voltage, or the output load, changes suddenly. The buck switch does not turn on again until the voltage at FB falls below 2.5 V.

### **7.3.5 On-Time Generator**

The on-time for the LM5009 is determined by the  $R_{ON}$  resistor, and is inversely proportional to the input voltage  $(V_{\text{IN}})$ , resulting in a nearly constant frequency because  $V_{\text{IN}}$  is varied over its range. The on-time equation is shown in 方程式 4:

$$
T_{ON} = 1.25 \times 10^{-10} \times R_{ON} / V_{IN}
$$
 (4)

Select  $R_{ON}$  for a minimum on-time (at maximum  $V_{IN}$ ) greater than 250 ns, for proper current limit operation. This requirement limits the maximum frequency for each application, depending on  $V_{IN}$  and  $V_{OUT}$ .

### **7.3.6 Current Limit**

The LM5009 contains an intelligent current limit off timer. If the current in the buck switch exceeds 0.31 A, then the present cycle is immediately terminated and a non-resettable off timer is initiated. The length of off-time is controlled by an external resistor  $(R<sub>Cl</sub>)$  and the FB voltage. When FB = 0 V, a maximum off-time is required and the time is preset to 35 µs. This condition occurs when the output is shorted and during the initial part of start-up. This amount of time ensures safe short-circuit operation up to the maximum input voltage of 95 V. In cases of



<span id="page-9-0"></span>overload where the FB voltage is above 0 V (not a short-circuit) the current limit off-time is less than 35 µs. Reducing the off-time during less severe overloads reduces the amount of foldback, recovery time, and start-up time. The off-time is calculated from 方程式 5:

$$
T_{\text{OFF}} = \frac{10^{-5}}{0.285 + \frac{V_{\text{FB}}}{(6.35 \times 10^{-6} \times R_{\text{CL}})}}
$$
(5)

The current limit sensing circuit is blanked for the first 50 ns to 70 ns of each on-time so it is not falsely tripped by the current surge that occurs at turn-on. The current surge is required by the recirculating diode (D1) for its turnoff recovery.

#### **7.3.7 N-Channel Buck Switch and Driver**

The LM5009 integrates an N-channel buck switch and associated floating high-voltage gate driver. The gate driver circuit works in conjunction with an external bootstrap capacitor and an internal high-voltage diode. A 0.022‑µF ceramic capacitor (C4) connected between the BST pin and SW pin provides the voltage to the driver during the on-time.

During each off-time, the SW pin is at approximately  $-1$  V, and the bootstrap capacitor charges from V<sub>CC</sub> through the internal diode. The minimum off timer ensures a minimum time for each cycle to recharge the bootstrap capacitor.

An external re-circulating diode (D1) carries the inductor current after the internal buck switch turns off. This diode must be of the ultra-fast or Schottky type to minimize turn-on losses and current overshoot.

#### **7.3.8 Thermal Protection**

Operate the LM5009 so that the junction temperature does not exceed 125°C during normal operation. An internal thermal shutdown circuit is provided to protect the LM5009 in the event of a higher than normal junction temperature. When activated, typically at 165°C, the controller is forced into a low-power reset state, disabling the buck switch. This feature prevents catastrophic failures from accidental device overheating. When the junction temperature reduces below 140°C (typical hysteresis = 25°C), the buck switch is enabled and normal operation is resumed.

## **7.4 Device Functional Modes**

The LM5009 can be remotely disabled by taking the RON/SD pin to ground, as shown in  $\boxtimes$  7-3. The voltage at the RON/SD pin is between 1.7 V and 5 V, depending on  $V_{\text{IN}}$  and the value of the R<sub>ON</sub> resistor.





<span id="page-10-0"></span>

# **8 Application and Implementation**

**Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **8.1 Application Information**

The LM5009 is a non-synchronous buck regulator designed to operate over a wide input voltage range and output current. Spreadsheet-based quick-start calculation tools and the on-line WEBENCH® software can be used to create a buck design along with the bill of materials, estimated efficiency, and the complete solution cost.

### **8.2 Typical Application**

A typical buck application circuit with the LM5009 is shown in  $\boxtimes$  8-1. The circuit can operate over a wide input voltage range of 9.5 V to 95 V and provides a stable output of 10 V over the load current being varied from 50 mA to 200 mA. The resulting curves are shown in  $\boxed{\mathbb{8}$  [8-2](#page-15-0) through  $\boxed{\mathbb{8}$  [8-5.](#page-15-0)



图 **8-1. Typical Buck Application Circuit**

#### **8.2.1 Design Requirements**

A typical buck application circuit with the LM5009 can be summarized by the operating conditions listed in  $\frac{1}{\mathcal{R}}$ 8-1.







#### **8.2.2 Detailed Design Procedure**

#### *8.2.2.1 Output Resistor Divider Selection*

**R1 and R2:** From the  $# 7.2$  $# 7.2$  section,  $V_{\text{OUT1}}$  can be determined to be equal to  $V_{FB} \times (R1 + R2)$  / R2, and because  $V_{FB}$  = 2.5 V, the ratio of R1 to R2 calculates as 3:1. Standard values of 3.01 kΩ (R1) and 1.00 kΩ (R2) are chosen. Other values can be used as long as the 3:1 ratio is maintained. The selected values, however, provide a small amount of output loading (2.5 mA) in the event that the main load is disconnected and allows the circuit to maintain regulation until the main load is reconnected.

#### *8.2.2.2 Frequency Selection*

**Fs and RON:** Unless the application requires a specific frequency, the choice of frequency is generally a compromise because the size of L1 and C2, and the switching losses are affected. The maximum-allowed frequency, based on a minimum on-time of 250 ns, is calculated by 方程式 6:

$$
F_{MAX} = V_{OUT} / (V_{INMAX} \times 250 \text{ ns})
$$
\n(6)

For this exercise, F<sub>MAX</sub> = 444 kHz. From [方程式](#page-7-0) 2, R<sub>ON</sub> calculates to 180 kΩ. A standard-value, 237-kΩ resistor is used to allow for tolerances in [方程式](#page-7-0) 2, resulting in a nominal frequency of 337 kHz.

#### *8.2.2.3 Inductor Selection*

**L1:** The main parameter affected by the inductor is the output current ripple amplitude. The choice of inductor value therefore depends on both the minimum and maximum load currents, keeping in mind that the maximum ripple current occurs at maximum  $V_{IN}$ .

1. **Minimum load current:** To maintain continuous conduction at minimum  $I<sub>O</sub>$  (100 mA), the ripple amplitude  $(I<sub>OR</sub>)$  must be less than 200 mA peak-to-peak so the lower peak of the waveform does not reach zero. L1 is calculated using 方程式 7:

$$
L1 = \frac{V_{\text{OUT1}} \times (V_{\text{IN}} - V_{\text{OUT1}})}{I_{\text{OR}} \times F_s \times V_{\text{IN}}}
$$
(7)

At V<sub>IN</sub> = 90 V, L1 (min) calculates to 132 µH. The next larger standard value (150 µH) is chosen and, with this value,  $I_{OR}$  calculates to 176 mA peak-to-peak at  $V_{IN}$  = 90 V and 33 mA peak-to-peak at  $V_{IN}$  = 12 V.

2. **Maximum load current:** At a load current of 150 mA, the peak of the ripple waveform must not reach the minimum value of the LM5009 current limit threshold (250 mA). Therefore, the ripple amplitude must be less than 200 mA peak-to-peak, which is already satisfied in 方程式 7. With L1 = 150 µH, at maximum V<sub>IN</sub> and I<sub>O</sub>, the peak of the ripple is 238 mA. Although L1 must carry this peak current without saturating or exceeding its temperature rating, L1 must also be capable of carrying the maximum value of the LM5009 current limit threshold (370 mA) without saturating because the current limit is reached during startup.

### *8.2.2.4 VCC and Bootstrap Capacitor*

**C3:** The capacitor on the V<sub>CC</sub> output provides not only noise filtering and stability, but also prevents false triggering of the  $V_{CC}$  UVLO at the buck switch on and off transitions. For this reason, C3 must be no smaller than 0.1 µF.

**C4:** The recommended value is 0.022 µF for C4 because this value is appropriate in the majority of applications. A high-quality ceramic capacitor, with low ESR is recommended because C4 supplies the surge current to charge the buck switch gate at turn-on. A low ESR also ensures a quick recharge during each off-time. At minimum VIN when the on-time is at maximum, C4 can possibly not fully recharge at start-up during each 300-ns off-time. This failure to recharge results from the circuit being unable to complete the start-up and achieve output regulation. This condition can occur when the frequency is intended to be low (for example,  $R_{ON}$  = 500 k Ω). In this case, increase C4 to maintain sufficient voltage across the buck switch driver during each on-time.

#### *8.2.2.5 Output Capacitor Selection*

**C2 and R3:** When selecting the output filter capacitor C2, the items to consider are ripple voltage resulting from the C2 ESR, ripple voltage resulting from the C2 capacitance, and the nature of the load.

- 1. **ESR and R3:** A low ESR for C2 is generally desirable to minimize power losses and heating within the capacitor. However, this regulator requires a minimum amount of ripple voltage at the feedback input for proper loop operation. For the LM5009, the minimum ripple required at pin 5 is 25 mV peak-to-peak, requiring a minimum ripple at  $V_{\text{OUT1}}$  of 100 mV. The minimum ESR required at  $V_{\text{OUT1}}$  is 3 Ω because the minimum ripple current (at minimum  $V_{\text{IN}}$ ) is 33 mA peak-to-peak. R3 is inserted as illustrated in the  $#7.2$  $#7.2$ section because quality capacitors for SMPS applications have considerably less ESR. The value of R3, along with the ESR of C2, must result in at least a 25-mV peak-to-peak ripple at pin 5. Generally, R3 is 0.5  $\Omega$ to 5.0  $\Omega$ .
- 2. Nature of the load: The load can be connected to V<sub>OUT1</sub> or V<sub>OUT1</sub>. V<sub>OUT1</sub> provides good regulation, but with a ripple voltage that ranges from 100 mV (at V<sub>IN</sub> = 12 V) to 580 mV (at V<sub>IN</sub> = 90 V). Alternatively, V<sub>OUT2</sub> provides low ripple (3 mV to 13 mV) but lower regulation resulting from R3.

C2 generally must be no smaller than  $3.3 \mu$ F. Typically, the value of C2 is 10  $\mu$ F to 20  $\mu$ F, with the optimum value determined by the load. If the load current is fairly constant, a small value suffices for C2. If the load current includes significant transients, a larger value is necessary. For each application, experimentation is needed to determine the optimum values for R3 and C2.

3. **Ripple reduction:** The ripple amplitude at  $V_{\text{OUT1}}$  can be reduced by reducing R3 and by adding a capacitor across R1 to transfer the ripple at  $V_{\text{OUT1}}$  directly to the FB pin without attenuation. The new value of R3 is calculated by 方程式 8:

$$
R3 = 25 \text{ mV} / I_{OR(min)} \tag{8}
$$

where

•  $I_{OR(min)}$  is the minimum ripple current amplitude—33 mAp-p in this example

The added capacitor value is calculated by  $f \# \mathbb{R} \$ 9:

$$
C = T_{ON(max)} / (R1 / I R2)
$$
\n
$$
(9)
$$

where

•  $T_{ON(max)}$  is the maximum on-time (at minimum  $V_{IN}$ )

The selected capacitor must be larger than the value calculated in  $\overline{\text{f}}\bar{\text{f}}\bar{\text{f}}\bar{\text{f}}$  9.

#### *8.2.2.6 Current Limit Off-Timer Setting*

**R<sub>CL</sub>**: When a current limit condition is detected, the minimum off-time set by this resistor must be greater than the maximum normal off-time that occurs at maximum  $V_{\text{IN}}$ . Using [方程式](#page-8-0) 4, the minimum on-time is 0.329 µs, yielding a maximum off-time of 2.63 µs. This value is further increased by 82 ns (to 2.72 µs), resulting from a ±25% tolerance of the on-time. This value is then increased to allow for the response time of the current limit detection loop (400 ns).

The off-time determined by [方程式](#page-9-0) 5 has a ±25% tolerance, as given by 方程式 10:

 $t_{\text{OFFCL(MIN)}} = (2.72 \text{ }\mu\text{s} \times 1.25) + 0.4 \text{ }\mu\text{s} = 3.8 \text{ }\mu\text{s}$  (10)

Using [方程式](#page-9-0) 5, R<sub>CL</sub> calculates to 167 kΩ (at V<sub>FB</sub> = 2.5 V). The closest standard value is 169 kΩ.



#### *8.2.2.7 Rectifier Diode Selection*

**D1:** The important parameters are reverse recovery time and forward voltage. Reverse recovery time determines how long the reverse current surge lasts each time that the buck switch is turned on. The forward voltage drop is significant in the event that the output is short-circuited because only this diode voltage forces the inductor current to reduce during the forced off-time. For this reason, a higher voltage is better, although higher voltages affect efficiency. A good choice is an ultrafast or Schottky diode with a reverse recovery time of approximately 30 ns and a forward voltage drop of approximately 0.7 V. Other types of diodes can have a lower forward voltage drop, but can also have longer recovery times or greater reverse leakage. The D1 reverse voltage rating must be at least as great as the maximum  $V_{IN}$ , and the D1 current rating must be greater than the maximum current limit threshold (370 mA).

#### *8.2.2.8 Input Capacitor Selection*

**C1:** The purpose of this capacitor is to supply most of the switch current during the on-time and to limit the voltage ripple at VIN, on the assumption that the voltage source feeding VIN has an output impedance greater than zero. At maximum load current, when the buck switch turns on, the current into pin 8 suddenly increases to the lower peak of the output current waveform, ramps up to the peak value, and then drops to zero at turn-off. The average input current during this on-time is the load current (150 mA). For a worst-case calculation, C1 must supply this average load current during the maximum on-time. To keep the input voltage ripple to less than 2 V (for this exercise), C1 calculates to 方程式 11:

$$
C1 = \frac{1 \times t_{ON}}{\Delta V} = \frac{0.15A \times 2.47 \text{ }\mu\text{s}}{2.0 \text{V}} = 0.185 \text{ }\mu\text{F}
$$
\n(11)

Quality ceramic capacitors in this value have a low ESR that adds only a few millivolts to the ripple. The capacitance is dominant in this case. To allow for the capacitor tolerance, temperature effects, and voltage effects, a 1.0-µF, 100-V, X7R capacitor is used.

**C5:** This capacitor helps avoid supply voltage transients and ringing resulting from long lead inductance at VIN. A low-ESR, 0.1-µF ceramic chip capacitor is recommended, located close to the LM5009.



### *8.2.2.9 Ripple Configuration*

The LM5009 uses a constant-on-time (COT) control scheme where the on-time is terminated by a one-shot and the off-time is terminated by the feedback voltage ( $V_{FB}$ ) falling below the reference voltage. Therefore, for stable operation, the feedback voltage must decrease monotonically in phase with the inductor current during the offtime. Furthermore, this change in feedback voltage ( $V_{FB}$ ) during off-time must be large enough to dominate any noise present at the feedback node.

表 8-2 presents three different methods for generating appropriate voltage ripple at the feedback node. Type 1 and type 2 ripple circuits couple the ripple from the output of the converter to the feedback node (FB). The output voltage ripple has two components:

- 1. Capacitive ripple caused by the inductor current ripple charging or discharging the output capacitor.
- 2. Resistive ripple caused by the inductor current ripple flowing through the ESR of the output capacitor and R3.



### 表 **8-2. Ripple Configuration**

The capacitive ripple is out of phase with the inductor current. As a result, the capacitive ripple does not decrease monotonically during the off-time. The resistive ripple is in phase with the inductor current and decreases monotonically during the off-time. The resistive ripple must exceed the capacitive ripple at output  $(V<sub>OUT</sub>)$  for stable operation. If this condition is not satisfied, then unstable switching behavior is observed in COT converters with multiple on-time bursts in close succession followed by a long off-time.

The type 3 ripple method uses a ripple injection circuit with  $R_A$ ,  $C_A$ , and the switch node (SW) voltage to generate a triangular ramp. This triangular ramp is then ac-coupled into the feedback node (FB) using the capacitor  $C_B$ . This circuit is suited for applications where low output voltage ripple is imperative because this circuit does not use the output voltage ripple. See application note *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs*, [SNVA166](https://www.ti.com/lit/pdf/SNVA166) for more details on each ripple generation method.



### <span id="page-15-0"></span>**8.2.3 Application Curves**



### **8.3 Do's and Don'ts**

A minimum load current of 1 mA is required to maintain proper operation. If the load current falls below that level, the bootstrap capacitor can discharge during the long off-time and the circuit either shuts down or cycles on and off at a low frequency. If the load current is expected to drop below 1 mA in the application, choose the feedback resistors to be low enough in value to provide the minimum required current at nominal  $V_{\text{OUT}}$ .

# **9 Power Supply Recommendations**

The LM5009 is designed to operate with an input power supply capable of supplying a voltage range between 9 V and 95 V. The input power supply must be well-regulated and capable of supplying sufficient current to the regulator during peak load operation. Also, like in all applications, the power-supply source impedance must be small compared to the module input impedance to maintain the stability of the converter.

<span id="page-16-0"></span>

# **10 Layout**

## **10.1 Layout Guidelines**

The LM5009 regulation and overvoltage comparators are very fast, and as such respond to short-duration noise pulses. Layout considerations are therefore critical for optimum performance. The components at pins 1, 2, 3, 5, and 6 must be as physically close as possible to the device, thereby minimizing noise pickup in the PC tracks. The two major current loops conduct currents that switch very fast and, therefore, those loops must be as small as possible to minimize conducted and radiated electromagnetic interference (EMI). The first loop is formed by  $C_{IN}$ , through the VIN to SW pins, L<sub>IND</sub>, C<sub>OUT</sub>, and back to C<sub>IN</sub>. The second current loop is formed by D1, L<sub>IND</sub>, and  $C_{\text{OUT}}$ .

If the internal dissipation of the LM5009 produces excessive junction temperatures during normal operation, good use of the PC board ground plane can help considerably to dissipate heat. The exposed pad on the bottom of the WSON-8 package can be soldered to a ground plane on the PC board, and that plane must extend out from beneath the device to help dissipate heat. Additionally, the use of wide PC board traces, where possible, can also help conduct heat away from the device. Judicious positioning of the PC board within the end product, along with the use of any available air flow (forced or natural convection) can help reduce the junction temperatures.

## **10.2 Layout Example**



图 **10-1. LM5009 Buck Layout Example with the WSON Package**



# <span id="page-17-0"></span>**11 Device and Documentation Support**

## **11.1 Documentation Support**

### **11.1.1 Related Documentation**

Application note *AN-1481 Controlling Output Ripple and Achieving ESR Independence in Constant On-Time (COT) Regulator Designs*, [SNVA166](https://www.ti.com/lit/pdf/SNVA166)

## **11.2** 接收文档更新通知

要接收文档更新通知,请导航至 [ti.com](https://www.ti.com) 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## **11.3** 支持资源

TI E2E™ [支持论坛](https://e2e.ti.com)是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI [的《使用条款》](https://www.ti.com/corp/docs/legal/termsofuse.shtml)。

### **11.4 Trademarks**

TI E2E™ is a trademark of Texas Instruments. is a registered trademark of TI. 所有商标均为其各自所有者的财产。

#### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# **11.6 Glossary**

[TI Glossary](https://www.ti.com/lit/pdf/SLYZ022) This glossary lists and explains terms, acronyms, and definitions.

## **12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

**TEXAS NSTRUMENTS** 

# **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**







# **PACKAGE MATERIALS INFORMATION**

www.ti.com 21-Oct-2021



\*All dimensions are nominal





# **PACKAGE OUTLINE**

# **NGU0008B WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **NGU0008B WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **NGU0008B WSON - 0.8 mm max height**

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





# **PACKAGE OUTLINE**

# **DGK0008A VSSOP - 1.1 mm max height**

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

![](_page_25_Picture_13.jpeg)

# **EXAMPLE BOARD LAYOUT**

#### **DGK0008A VSSOP - 1.1 mm max height** TM

SMALL OUTLINE PACKAGE

![](_page_26_Figure_4.jpeg)

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

![](_page_26_Picture_11.jpeg)

# **EXAMPLE STENCIL DESIGN**

# **DGK0008A VSSOP - 1.1 mm max height** TM

SMALL OUTLINE PACKAGE

![](_page_27_Figure_4.jpeg)

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.

![](_page_27_Picture_8.jpeg)

### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI [的销售条款或](https://www.ti.com.cn/zh-cn/legal/terms-conditions/terms-of-sale.html) [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司