











LM3559

ZHCSF89B - JUNE 2011 - REVISED JUNE 2016

# LM3559 具有双 900mA 高侧电流源(总闪光灯电流达 1.8A)的同步升压 闪光灯驱动器


# 1 特性

- 双高侧电流源支持 LED 阴极接地操作
- 精确的可编程 LED 电流范围为 28.125mA 到 1.8A
- 优化了低电池电量条件下的闪光电流
- 独立的 LED 电流源可编程性
- 四种操作模式: 手电筒、闪光灯、隐私指示器和消息指示器
- 4 位模数转换器 (ADC),用于监控 V<sub>LED</sub>
- 电池电压感测以及电流按比例缩减功能
- LED 感应以及电流按比例缩减功能
- 硬件闪光灯和手电筒使能
- 低电平有效的硬件复位
- 针对射频 (RF) 功率放大器脉冲事件的双同步输入
- 关断时 LED 和输出断开
- 开路和短路 LED 检测
- 400kHz I<sup>2</sup>C 兼容接口

# 2 应用

- 可拍照手机 LED 闪光灯
- 白光 LED 偏置

# 简化电路原理图



# 3 说明

LM3559 是一款用于高电流白色 LED 的 2MHz 固定频率同步升压转换器,配有 2 个 900mA 恒流驱动器。双高侧电流源支持 LED 阴极接地操作,并且二者可以连接在一起以提供最高达 1.8A 的闪光灯电流。自适应调节方法可确保每个 LED 的电流持续处于可调节状态,并且实现了效率最大化。

LM3559 由一个兼容 I<sup>2</sup>C 的接口进行控制。特性 包括:内部 4 位 ADC(用于监控 LED 电压)、独立的 LED 电流控制、硬件闪光使能(支持逻辑输入触发闪光灯脉冲)、双 TX 输入(强迫闪光灯脉冲进入低电流 手电筒模式,支持同步到 RF 功率放大器事件或其他高电流条件)、集成的比较器(用于监控 NTC 热敏电阻并提供 LED 电流中断)、输入电压监控器(监控低电池电量条件)以及闪光电流按比例缩减功能(在低电池电量条件下主动监控电池电压并优化闪光灯电流)。另外,高电平有效的 HWEN 输入可在系统软件出现故障时提供硬件关断功能。


该器件的开关频率为 2MHz,具备过压保护和可调节限流功能,因此可采用小型贴片电感( $1\mu$ H 或  $2.2\mu$ H)和陶瓷电容 ( $10\mu$ F)。该器件采用超小型 16 引脚 DSBGA 封装(总解决方案尺寸小于  $26mm^2$ ),工作温度范围为  $-40^{\circ}$ C 至  $+85^{\circ}$ C。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)		
LM3559	DSBGA (16)	1.96mm x 1.96mm		

(1) 要了解所有可用封装,请参见数据表末尾的可订购产品附录。

## LED 效率与 V<sub>IN</sub> 双 LED



(闪光灯亮度代码 0x88 - 0xAA)

2

3

5

Detailed Description ...... 12

Functional Block Diagram ...... 13



	目录			
特性	1		7.5 Programming	26
应用	1		7.6 Register Maps	28
说明	1	8	Application and Implementation	37
修订历史记录			8.1 Application Information	37
Pin Configuration and Functions			8.2 Typical Applications	37
Specifications		9	Power Supply Recommendations	42
6.1 Absolute Maximum Ratings		10	Layout	43
6.2 ESD Ratings			10.1 Layout Guidelines	43
6.3 Recommended Operating Conditions			10.2 Layout Example	
6.4 Thermal Information		11	器件和文档支持	45
6.5 Electrical Characteristics	5		11.1 器件支持	45

11.2 文档支持.......45

商标.......45

静电放电警告.......45

12 机械、封装和可订购信息......45

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


# Changes from Revision A (May 2013) to Revision B **Page** 已添加 器件信息和引脚配置和功能部分,ESD 额定值和热性能信息表,特性 描述,器件功能模式,应用和实施,电 Added Thermal Information table with revised $R_{\theta JA}$ value (from "50.4°C/W" to "71.3°C/W") and additional thermal Changes from Original (May 2013) to Revision A **Page**



# 5 Pin Configuration and Functions

YZR Package 16-Pin DSBGA Top View

Top View



#### Pin Functions

	PIN	TYPE	DESCRIPTION
NO.	NAME	IIFE	DESCRIPTION
A1	LED1	Power	High-side current source output for flash LED1
A2, B2	OUT	Power	Step-up DC-DC converter output. Connect a 10-µF ceramic capacitor between this pin and GND.
A3, B3	SW	Power	Drain connection for internal NMOS and synchronous PMOS switches
A4, B4	GND	Ground	Ground
B1	LED2	Output	High-side current source output for flash LED2
C1	LEDI/NTC	Input/Output	Configureable as a high-side current source output for indicator LED or comparator input for LED temperature sensing
C2	TX1/TORCH/GPIO1	Input/Output	Configureable as a dual-polarity RF power amplifier synchronization input, a hardware torch mode enable, or as a general purpose logic I/O. This pin has an internal 300-k $\Omega$ pulldown to GND.
С3	STROBE	Input	Active high hardware flash enable. Drive STROBE high to turn on the flash current pulse. This pin has an internal 300-kΩ pulldown to GND.
C4	IN	Power	Input voltage connection. Connect IN to the input supply, and bypass to GND with a minimum 10-µF or larger ceramic capacitor.
D1	TX2/INT/GPIO2	Input/Output	Configurable as a dual-polarity power amplifier synchronization input, an interrupt output, or as a general purpose logic I/O. This pin has an internal $300\text{-k}\Omega$ pulldown to GND.
D2	SDA	Input/Output	Serial data input output. High impedance in shutdown or in power down.
D3	SCL	Input	Serial clock input. High impedance in shutdown or in power down.
D4	HWEN	Input	Logic high hardware enable. HWEN is a high impedance input and is normally connected with an external pullup resistor to a logic high voltage.



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
V <sub>IN</sub>	-0.3	6	V
$V_{SCL},V_{SDA},V_{HWEN},V_{STROBE},V_{TX1},V_{TX2},V_{LED1},V_{LED2},V_{LEDI/NTC}$	-0.3	to the lesser of $(V_{IN} + 0.3)$ V) with 6 V maximum	V
$V_{SW}, V_{OUT}$	-0.3	6	V
Continuous power dissipation <sup>(2)</sup>		Internally limited	
Junction temperature, T <sub>J-MAX</sub>		150	°C
Storage temperature, T <sub>stg</sub>	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Input voltage, V <sub>IN</sub>	2.5	5.5	V
Junction temperature, T <sub>J</sub>	-40	125	°C
Ambient temperature, T <sub>A</sub> <sup>(1)</sup>	-40	85	°C

<sup>1)</sup> In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A-MAX</sub>) is dependent on the maximum operating junction temperature (T<sub>J-MAX-OP</sub> = 125°C), the maximum power dissipation of the device in the application (P<sub>D-MAX</sub>), and the junction-to-ambient thermal resistance of the part/package in the application (R<sub>0JA</sub>), as given by the following equation: T<sub>A-MAX</sub> = T<sub>J-MAX-OP</sub> - (R<sub>0JA</sub> × P<sub>D-MAX</sub>).

## 6.4 Thermal Information

		LM3559	
	THERMAL METRIC <sup>(1)</sup>	YZR (DSBGA)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	71.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	18.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	1.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T<sub>J</sub> = 150°C (typical) and disengages at T<sub>J</sub> = 135°C (typical). Thermal shutdown is ensured by design.

<sup>(2)</sup> Junction-to-ambient thermal resistance (R<sub>θJA</sub>) is taken from a thermal modeling result, performed under the conditions and guidelines set forth in the JEDEC standard JESD51-7. The test board is a 4-layer FR-4 board measuring 102 mm × 76 mm × 1.6 mm with a 2 × 1 array of thermal vias. The ground plane on the board is 50 mm × 50 mm. Thickness of copper layers are 36 μm/18 μm/18 μm/36 μm (1.5 oz/1oz/1.5 oz). Ambient temperature in simulation is 22°C, still air. Power dissipation is 1 W.

5



#### 6.5 Electrical Characteristics

Unless otherwise specified,  $V_{IN} = 3.6 \text{ V}$ ,  $V_{HWEN} = V_{IN}$ ,  $T_A = 25^{\circ}\text{C}$ . (1) (2)

PA	RAMETER	Т	EST CONDITION	S	MIN	TYP	MAX	UNIT
CURRENT SOI	URCE SPECIFICATION	S		1				
			900-mA flash current setting, per current source		-7%	1800	7%	
	Current source	I <sub>LED1</sub> + I <sub>LED2</sub> , 3 V	900-mA flash cu current source -40°C ≤ T <sub>A</sub> ≤ 85	0.1	-4%	1800	4%	
I <sub>LED</sub>	accuracy	$\leq$ V <sub>IN</sub> $\leq$ 4.2 V, V <sub>OUT</sub> = 4.5 V	28.125-mA torch current source					mA
			28.125-mA torch current source -40°C ≤ T <sub>A</sub> ≤ 85		-10%	56.2	10%	
V <sub>OUT</sub> – V <sub>LED1/2</sub>	Current source regulation voltage	I <sub>LED</sub> = 1.8 A (I <sub>LED1</sub>	+ I <sub>LED2</sub> ), V <sub>OUT</sub> = 4	1.5 V		270		mV
	_	ON threshold				5		
$V_{OVP}$	Output overvoltage protection trip point (3)	ON threshold, -40	0°C ≤ T <sub>A</sub> ≤ 85°C		4.925		5.075	V
	protoction trip point	OFF threshold				4.88		
STEP-UP DC-D	C CONVERTER SPEC	IFICATIONS						
R <sub>PMOS</sub>	PMOS switch on- resistance	I <sub>PMOS</sub> = 1A				80		mΩ
R <sub>NMOS</sub>	NMOS switch on- resistance	I <sub>NMOS</sub> = 1A				80		mΩ
		$3 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V}$		Flash Duration		1.4		
		$3 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$		Register bits [6:5] = 00	1.2		1.6	
		3 V ≤ V <sub>IN</sub> ≤ 4.2 V		Flash Duration Register bits [6:5] = 01		2.1		
		$3 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$			1.8		2.3	
I <sub>CL</sub>	Switch current limit <sup>(4)</sup>	3 V ≤ V <sub>IN</sub> ≤ 4.2 V		Flash Duration		2.7		Α
		$3 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$	2	Register bits [6:5] = 10	2.4		3	
		3 V ≤ V <sub>IN</sub> ≤ 4.2 V		Flash Duration		3.2		
		$3 \text{ V} \le \text{V}_{\text{IN}} \le 4.2 \text{ V}$ $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$		Register bits [6:5] = 11	2.9		3.5	
I <sub>OUT_SC</sub>	Output short-circuit current limit	V <sub>OUT</sub> < 2.3 V				350		mA
	Indicator access	Register 0x12, bits[2:0] = 111, 2.7 V $\leq$ V <sub>IN</sub> $\leq$ 4.2 V V <sub>LEDI/NTC</sub> = 2 V, -40°C $\leq$ T <sub>A</sub> $\leq$ 85°C		≤ V <sub>IN</sub> ≤ 4.2 V		18		^
ILEDI/NTC	Indicator current	Register 0x12, bits[2:0] = 111, 2.7 V ≤ V <sub>IN</sub> ≤ 4.2 V V <sub>LEDINTC</sub> = 2 V		≤ V <sub>IN</sub> ≤ 4.2 V	16		20	mA
.,	Comparator trip	Configuration regis 3 V ≤ V <sub>IN</sub> ≤ 4.2 V	ster 1, bit [4] = 1,			1		V
$V_{TRIP}$	threshold	Configuration regis 3 V ≤ V <sub>IN</sub> ≤ 4.2 V,			0.97		1.03	

<sup>(1)</sup> All voltages are with respect to the potential at the GND pin.

<sup>(2)</sup> Minimum (MIN) and maximum (MAX) limits are specified by design, test, or statistical analysis. Typical (TYP) numbers represent the most likely norm. Unless otherwise stated, conditions for typical specifications are: V<sub>IN</sub> = 3.6 V and T<sub>A</sub> = 25°C.

<sup>(3)</sup> The typical curve for overvoltage protection (OVP) is measured in closed loop using *Figure 43*. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in *Electrical Characteristics* is found in an open loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. Worst case is an open circuit condition where the output voltage can continue to rise after the OVP comparator trips by approximately I<sub>IN</sub> × sqrt(L/C<sub>OUT</sub>).

<sup>(4)</sup> The typical curve for current limit is measured in closed loop using *Figure 43*, and increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in *Electrical Characteristics* is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed loop inductor current to ramp higher after the trip point by approximately 20 ns × V<sub>IN</sub>/L.



# **Electrical Characteristics (continued)**

Unless otherwise specified,  $V_{IN}$  = 3.6 V,  $V_{HWEN}$  =  $V_{IN}$ ,  $T_A$  = 25°C. (1) (2)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	Constant in a few array	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V			2		N 41 7
$f_{\sf SW}$	Switching frequency	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85$	°C	1.8		2.2	MHz
		Device not switching, V <sub>OUT</sub> = 3V			650		μA
		Device switching, V <sub>OUT</sub> = 4.5V			1.55		mA
IQ	Quiescent supply current	Indicate mode, Indicator Register bits V <sub>LEDI/NTC</sub> = 2 V	s [2:0] = 111		590		
		Indicate mode, Indicator Register bits $V_{LEDI/NTC} = 2 \text{ V}, -40^{\circ}\text{C} \le T_{A} \le 85^{\circ}\text{C}$	s [2:0] = 111			750	μA
I <sub>SHDN</sub>	Shutdown supply current	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V, −40°C ≤ T <sub>A</sub> ≤ 85°C	HWEN = GND			1	μΑ
	Ctandby augusty	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V	HWEN = V <sub>IN</sub> ,		1.25		
I <sub>STBY</sub>	Standby supply current	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V, −40°C ≤ T <sub>A</sub> ≤ 85°C	Enable Register bits [1:0] = 00			2.4	μΑ
V	\/INI	VIN Monitor Register = 0x01			2.9		V
$V_{IN\_TH}$	VIN monitor threshold	VIN Monitor Register = 0x01, -40°C	≤ T <sub>A</sub> ≤ 85°C	2.85		2.95	V
V	VIN flash monitor	VIN Monitor Register = 0x08			2.9		V
V <sub>IN_FLASH_TH</sub>	threshold	VIN Monitor Register = 0x08, −40°C ≤ T <sub>A</sub> ≤ 85°C		2.85		2.95	v
t <sub>TX</sub>	Flash-to-torch LED current settling time	TX_ Low to High I <sub>LED1</sub> + I <sub>LED2</sub> = 1.8A to 112.5mA			20		μs
	Time from when I <sub>LED</sub>	ADC Delay Register bit [5] = 1			16		μs
t <sub>D</sub>	hits target until VLED data is available	ADC Delay Register bit [5] = 0 ADC Delay Register bits [4:0] = 0000	)	250			
		VLED Monitor Register bits [3:0] = 1	111		4.6		
$V_{F\_ADC}$	ADC threshold	VLED Monitor Register bits [3:0] = 1° -40°C ≤ T <sub>A</sub> ≤ 85°C	111	4.4		4.8	V
HWEN, STRO	BE, TX1/TORCH/GPIO1	TX2/INT/GPIO2 VOLTAGE SPECIFIC	CATIONS			·	
V <sub>IL</sub>	Input logic low	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85$	°C	0		0.4	V
V <sub>IH</sub>	Input logic high	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85$	°C	1.2		V <sub>IN</sub>	V
R <sub>PD</sub>	Internal pulldown resistance on TX1, TX2, STROBE				300		kΩ
I <sup>2</sup> C-COMPATI	BLE VOLTAGE SPECIF	ICATIONS (SCL, SDA)	+			+	
V <sub>IL</sub>	Input logic low	$2.7 \text{ V} \le \text{V}_{\text{IN}} \le 5.5 \text{ V}, -40^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85$	°C	0		0.4	V
V <sub>IH</sub>	Input logic high	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V		1.3		$V_{IN}$	V
V <sub>OL</sub>	Output logic low (SDA)	$I_{LOAD} = 3 \text{ mA}$ 2.7 V \leq V <sub>IN</sub> \leq 5.5 V, -40°C \leq T <sub>A</sub> \leq 85	°C			0.4	V
		I The state of the					

# 6.6 I<sup>2</sup>C Timing Requirements (SCL, SDA)

See<sup>(1)</sup>

•••					
		MIN	NOM	MAX	UNIT
1/t <sub>1</sub>	SCL(clock frequency)		400		kHz
t <sub>2</sub>	Data in setup time to SCL high	100			ns
t <sub>3</sub>	Data out stable after SCL low	0			ns
t <sub>4</sub>	SDA low setup time to SCL low (start)	100			ns
t <sub>5</sub>	SDA high hold time after SCL high (stop)	100			ns

<sup>(1)</sup> Specified by design, not production tested.



# 6.7 Typical Characteristics

Unless otherwise specified:  $V_{IN} = 3.6 \text{ V}$ ,  $C_{OUT} = 10 \text{ }\mu\text{F}$ ,  $C_{IN} = 10 \text{ }\mu\text{F}$ ,  $L = 1 \text{ }\mu\text{H}$  (TOKO FDSD0312-1R0,  $R_L = 43 \text{ }m\Omega$ ), Figure 43.






Figure 1. Closed Loop Current Limit vs V<sub>IN</sub> Flash Duration





Register Bits [6:5] = 10

3.45 3.40 3.35 3.35 3.30 3.25 3.20 3.15 3.10 3.10 3.05 3.00 2.95 2.90 2.7 3.0 3.3 3.6 3.9 4.2 VIN (V)

Figure 2. Closed Loop Current Limit vs V<sub>IN</sub> Flash Duration

Register Bits [6:5] = 11

Figure 3. Closed Loop Current Limit vs V<sub>IN</sub> Flash Duration






Figure 5. Standby Current vs  $V_{IN} V_{HWEN} = V_{IN}$ 






 $V_{HWEN} = 0 V$ 

Figure 6. Shutdown Current vs  $V_{\rm IN}$ 




Unless otherwise specified:  $V_{IN}$  = 3.6 V,  $C_{OUT}$  = 10  $\mu F$ ,  $C_{IN}$  = 10  $\mu F$ , L = 1  $\mu H$  (TOKO FDSD0312-1R0,  $R_L$  = 43 m $\Omega$ ), Figure 43.






Unless otherwise specified:  $V_{IN}$  = 3.6 V,  $C_{OUT}$  = 10  $\mu F$ ,  $C_{IN}$  = 10  $\mu F$ , L = 1  $\mu H$  (TOKO FDSD0312-1R0,  $R_L$  = 43  $m\Omega$ ), Figure 43.





Unless otherwise specified:  $V_{IN}$  = 3.6 V,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 10  $\mu$ F, L = 1  $\mu$ H (TOKO FDSD0312-1R0,  $R_L$  = 43  $m\Omega$ ), Figure 43.



- (1) The typical curve for current limit is measured in closed loop using Figure 43, and increasing I<sub>OUT</sub> until the peak inductor current stops increasing. The value given in Electrical Characteristics is measured open loop and is found by forcing current into SW until the current limit comparator threshold is reached. Closed loop data appears higher due to the delay between the comparator trip point and the NFET turning off. This delay allows the closed loop inductor current to ramp higher after the trip point by approximately 20 ns x V<sub>IN</sub>/L.
- (2) The typical curve for overvoltage protection (OVP) is measured in closed loop using Figure 43. The OVP value is found by forcing an open circuit in the LED1 and LED2 path and recording the peak value of V<sub>OUT</sub>. The value given in Electrical Characteristics is found in an open loop configuration by ramping the voltage at OUT until the OVP comparator trips. The closed loop data can appear higher due to the stored energy in the inductor being dumped into the output capacitor after the OVP comparator trips. Worst case is an open circuit condition where the output voltage



Unless otherwise specified:  $V_{IN}$  = 3.6 V,  $C_{OUT}$  = 10  $\mu$ F,  $C_{IN}$  = 10  $\mu$ F, L = 1  $\mu$ H (TOKO FDSD0312-1R0,  $R_L$  = 43  $m\Omega$ ), Figure 43.

can continue to rise after the OVP comparator trips by approximately  $I_{\text{IN}} \times \text{sqrt}(\text{L/C}_{\text{OUT}}).$ 



# 7 Detailed Description

#### 7.1 Overview

The LM3559 is a high-power white LED flash driver capable of delivering up to 1.8 A of LED current into a single LED, or up to 900 mA into two parallel LEDs. The device incorporates a 2-MHz constant frequency, synchronous boost converter, and two high-side current sources to regulate the LED current over the 2.5-V to 5.5-V input voltage range.


During operation when the output voltage is greater than  $V_{IN}-150$  mV, the boost converter switches and maintains at least 270 mV across both current sources (LED1 and LED2). This minimum headroom voltage ensures that the current sinks remain in regulation. When the input voltage rises above the LED voltage + current source headroom voltage, the device stops switching and turns the PFET on continuously (pass mode). In pass mode the difference between  $(V_{IN} - I_{LED} \times R_{ON\_P})$  and the voltage across the LEDs is dropped across the current sources.

Four hardware control pins provide control of the LM3559 device. These include a hardware flash enable (STROBE), dual flash-interrupt inputs (TX1 and TX2) designed to interrupt the flash pulse during high-battery current conditions, and a logic high hardware enable (HWEN) that can be pulled low to rapidly place the device into shutdown. Additional features of the LM3559 include an internal 4-bit ADC for LED voltage monitoring, an internal comparator for LED thermal sensing via an external NTC thermistor, a battery voltage monitor during flash current turnon which monitors VIN and optimizes the flash current during low-battery voltage conditions, an input voltage monitor that can force torch mode or LED shutdown of the flash current during input undervoltage conditions, a low-power Indicator current source with programmable patterns, and a mode for utilizing the flash LEDs as a privacy indicator.

Control of the LM3559 is done via an  $I^2C$ -compatible interface. This includes adjustment of the flash and torch current levels, adjustment of the indicator LED currents and indicator pattern, changing the flash timeout duration, changing the switch current limit, and reading back the ADC results. Additionally, there are 8 flag bits that indicate flash current timeout, LED overtemperature, LED failure (by sensing LED short or output OVP condition during flash, torch, or privacy modes), device thermal shutdown,  $V_{IN}$  undervoltage condition, tripping of the VIN flash monitor, and the occurrence of a TX interrupt (both TX1 and TX2).



# 7.2 Functional Block Diagram





### 7.3 Feature Description

#### 7.3.1 Power Amplifier Synchronization (TX1)

The TX1/TORCH/GPIO1 pin has a triple function. With the Configuration Register 1 Bit [7] = 0 (default) TX1/TORCH/GPIO1 is a power-amplifier-synchronization input. This mode is designed to reduce the flash LED current when TX1 is pulled high (active high polarity) or low (active low polarity). When the LM3559 is engaged in a flash event and the TX1/TORCH pin is pulled high, both LED1 and LED2 are forced into torch mode at the programmed torch current setting. If TX1 is then pulled low before the flash pulse terminates, the LED current returns to the previous flash current level. At the end of the flash timeout, whether the TX1/TORCH pin is high or low, the current sources turn off.

The polarity of the TX1 input can be changed from active high to active low by writing a 0 to bit [5] of Configuration Register 1. With this bit set to 0 the LM3559 is forced into torch mode when TX1/TORCH is pulled low. Figure 25 details the functionality of the TX1 interrupt.




Figure 26. Hardware-Torch Mode

# 7.3.2 Input Voltage Flash Monitor Fault

The  $V_{\text{IN}}$  flash monitor flag (bit [6] of the Flags Register reads back a 1 when the input voltage flash monitor is enabled and  $V_{\text{IN}}$  falls below the programmed  $V_{\text{IN}}$  flash monitor threshold. This flag must be read back in order to resume normal operation after the LED current has been forced to the lower flash current setting.



#### 7.3.3 Independent LED Control

Bits [4:3] of the enable register provide for independent turnon and turnoff of the LED1 or LED2 current sources. The LED current is adjusted by writing to the Torch Brightness or Flash Brightness Registers. Both the Torch Brightness and the Flash Brightness Register provide for independent current programming for the LED currents in either LED1 or LED2. (See *Torch Brightness Register* and *Flash Brightness Register* descriptions.)

#### 7.3.4 Hardware Torch

With Configuration Register 1 Bit [7] = 1, TX1/TORCH is configured as a hardware-torch-mode enable. In this mode (TORCH mode), a high at TX1/TORCH turns on the LED current at the programmed torch current setting. The STROBE input and I<sup>2</sup>C-enabled flash takes precedence over torch mode. In hardware-torch mode, both LED1 and LED2 current sources turn off after a flash event ,and Configuration Register 1 Bit [7] is reset to 0. In this situation, to re-enter torch mode via hardware torch, the hardware-torch enable bit (Configuration Register 1 Bit [7]) must be reset to 1. Figure 26 details the functionality of the TX1/TORCH/GPIO1 input.

#### 7.3.5 Fault Protections

#### 7.3.5.1 Overvoltage Protection

The output voltage is limited to typically 5 V (5.075 V maximum). In situations such as the current source open, the LM3559 raises the output voltage in order to keep the LED current at its target value. When  $V_{OUT}$  reaches 5 V the overvoltage comparator trips and turns off both the internal NFET and PFET switches. When  $V_{OUT}$  falls below 4.88 V (typical), the LM3559 begins switching again.

#### 7.3.5.2 Current Limit

The LM3559 features 4 selectable current limits: 1.4 A, 2.1 A, 2.7 A, and 3.2 A. These are programmable through the I<sup>2</sup>C-compatible interface via bits [6:5] of the Flash Duration Register. When the current limit is reached, the LM3559 stops switching for the remainder of the switching cycle.

Since the current limit is sensed in the NMOS switch there is no mechanism to limit the current when the device operates in pass mode. In situations where there could potentially be large load currents at OUT and the LM3559 is operating in pass mode, the load current must be limited to 3 A. In boost mode or pass mode, if  $V_{OUT}$  falls below approximately 2.3 V the part stops switching, and the PFET operates as a current source, limiting the current to typically 350 mA. This prevents damage to the LM3559 and prevents excessive current draw from the battery during output short-circuit conditions.

#### 7.3.5.3 Flash Timeout

The flash-timeout period sets the amount of time that the flash current is being sourced from current sources LED1 and LED2. Bits [4:0] of the Flash Duration Register set the flash-timeout period. There are 32 different flash-timeout durations in steps of 32 ms giving a flash timeout range of 32 ms to 1024 ms (see Table 5).

#### 7.3.5.4 Indicator LED/Thermistor (LEDI/NTC)

The LEDI/NTC pin serves a dual function, either as a programmable LED message indicator driver, or as a comparator input for negative temperature coefficient (NTC) thermistors.

### 7.3.5.4.1 Message Indicator Current Source (LEDI/NTC)

LEDI/NTC is configured as a message indicator current source by setting Configuration Register 1 bit [4] = 0. The indicator current source is enabled/disabled via Enable Register bit [6]. Enable Register bit [7] programs the message indictor for blinking mode. When the message indicator is set for blinking mode the pattern programmed into the Indicator Register and Indicator Blinking Register is sent to the message indicator current source.

The Indicator Blinking Register controls the following (see Table 17):

- Number of blank periods (BLANK#. This has 16 settings. t<sub>BLANK</sub> = t<sub>ACTIVE</sub> × BLANK#, where t<sub>ACTIVE</sub> = t<sub>PERIOD</sub> × PERIOD#
- 2. Pulse width (t<sub>PULSE</sub>) has 16 settings between 0 and 480 ms in steps of 32 ms. The pulse width is the duration which the indicator current is at its programmed set point at the end of the ramp-up time.



The Indicator Register controls the following (see Table 16):

- Indicator current level (I<sub>IND</sub>). There are 8 message indicator current levels from 2.25 mA to 18 mA in steps of 2.25 mA.
- 2. Number of periods (PERIOD#). This has 8 steps. A period ( $t_{PERIOD}$ ) is found by ( $t_{PERIOD} = t_R + t_F + 2 \times t_{PULSE}$ ). (See Figure 27 for indicator timing).
- 3. Ramp times (t<sub>R</sub> or t<sub>F</sub>) for turnon and turnoff of the indicator current source. Four programmable times of 78 ms, 156 ms, 312 ms, and 624 ms are available. The ramp times apply for both ramp-up and ramp-down and are not independently changeable.




Figure 27. Message Indicator Timing Diagram

#### 7.3.5.4.1.1 Message Indicator Example 1 (Single Pulse With Dead Time):

As an example, to set up the message indicator for a 312-ms ramp-up and ramp-down, 192 ms pulse width, and 1 pulse followed by a 5-s delay. The indicator settings will be as follows.  $t_R = t_F = 312$  ms,  $t_{WIDTH} = 192$  ms  $(t_{PERIOD} = 312$  ms  $\times$  2 + 192 ms  $\times$  2 = 1016 ms). BLANK# setting will be: 5 s / 1016 ms  $\times$  1 (PERIOD# = 1). Giving a BLANK# setting of 5. The resulting waveform appears as shown in Figure 28.




Figure 28. Message Indicator Example 1

#### 7.3.5.4.1.2 Message Indicator Example 2 (Multiple Pulses With Dead Time):

Another example has the same  $t_R$ ,  $t_F$ ,  $t_{PULSE}$ , and  $t_{BLANK}$  times as before, but this time the PERIOD# is set to 3. Now the  $t_{ACTIVE}$  time is  $t_{PERIOD} \times 3 = 1016$  ms  $\times 3 = 3048$  ms. This results in a blank time of  $t_{BLANK} = t_{ACTIVE} \times BLANK# = 3.048$  s  $\times 5 = 15.24$  s (see Figure 29).




Figure 29. Message Indicator Example 2



#### 7.3.5.4.1.3 Updating The Message Indicator

The best way to update the message indicator is to disable the message indicator output via the Enable Register bit [7], write the new sequence to the Indicator Register and/or Indicator Blinking Register, and then re-enable the message indicator. Updating the Indicator Registers on the fly can lead to long delays between pattern changes. This is especially true if the PERIOD# or BLANK# setting is changed from a high setting to a lower setting.

### 7.3.6 Input Voltage (V<sub>IN</sub>) Monitor

The LM3559 has an internal comparator at IN that monitors the input voltage and can force the LED current into torch mode or into shutdown, if  $V_{IN}$  falls below the programmable  $V_{IN}$  monitor threshold. Bit 0 in the  $V_{IN}$  Monitor Register enables or disables this feature. Bits [2:1] of the VIN Monitor Register program the 4 adjustable thresholds of 2.9 V, 3 V, 3.1 V, and 3.2 V. Bit 3 in Configuration Register 2 selects whether an undervoltage event forces torch mode or forces the LEDs off. See Table 13 for additional information. When the  $V_{IN}$  monitor is active and  $V_{IN}$  falls below the programmed VIN Monitor threshold, the active current sources (LED1 and/or LED2) either turns off or is forced into the torch current setting. To reset the LED current to its previous level,  $V_{IN}$  must go above the  $V_{IN}$  monitor threshold and the Flags Register must be read back. See Figure 30 for the  $V_{IN}$  monitor timing waveform.

To avoid noise from falsely triggering the  $V_{IN}$  monitor, this mode incorporates a 250  $\mu$ s deglitch timer. With the  $V_{IN}$  monitor active,  $V_{IN}$  must go below the VIN monitor threshold ( $V_{IN\_TH}$ ) and remain below it for 250  $\mu$ s before the LEDs are forced into torch mode (or shut down) and the  $V_{IN}$  monitor flag is written.




Figure 30. V<sub>IN</sub> Monitor Waveform

## 7.3.7 V<sub>IN</sub> Flash Monitor (Flash Current Rising)

A second comparator at IN is available to monitor the input voltage during the flash current turnon. Bit [3] of the VIN Monitor Register enables/disables this feature. With this bit set to 1 the  $V_{IN}$  flash monitor is active. Bits [5:4] of the VIN Monitor Register program the 4 selectable thresholds of (2.9 V, 3 V, 3.1 V, and 3.2 V). The feature operates as follows: during flash current turnon the active current sources (LED1 and/or LED2) transition through each of the lower flash and torch current levels until the target flash current is reached. With the  $V_{IN}$  flash monitor active, if the input voltage falls below the  $V_{IN}$  flash monitor threshold during the flash current turnon,the flash current is set to the level that the current ramp had risen to at the time of the undervoltage event. The  $V_{IN}$  flash monitor only operates during the ramping up of the flash LED current.

The  $V_{IN}$  flash monitor ignores the first 2 flash codes during the flash pulse turnon. As a result, if the  $V_{IN}$  flash monitor is enabled, and  $V_{IN}$  were to fall below the  $V_{IN}$  flash threshold as the LED current ramps up through either of the first two levels, then the flash pulse would not be halted until code #3 (168.75-mA per current source).

To avoid noise from falsely triggering the  $V_{IN}$  flash monitor, this mode incorporates an 8-µs deglitch timer as well as an internal analog filter at the input of the  $V_{IN}$  flash monitor comparator. With the  $V_{IN}$  flash monitor active,  $V_{IN}$  must go below the  $V_{IN}$  flash monitor threshold ( $V_{IN\_FLASH}$ ) and remain below it for 8 µs before the flash current ramp is halted and the  $V_{IN}$  flash monitor flag is written.

## 7.3.8 Last Flash Register

Once the  $V_{IN}$  flash monitor is tripped, the flash code that corresponded to the LED current at which the flash current ramp was halted is written to the Last Flash Register. The Last Flash Register is a read-only register; the lower 4 bits are available to latch the code for LED1 and the upper 4 bits to latch the code for LED2.

For example, suppose that the LM3559 device is set up for a single LED with a target flash current of 1125 mA. The  $V_{IN}$  flash monitor is enabled with the  $V_{IN}$  flash monitor threshold set to 3. V (VIN Monitor Register bits [5:4] = 0, 1). When the STROBE input is brought high, the LED current begins ramping up through the torch and flash codes at 32 µs per code. As the input current increases, the input voltage at the device IN pin begins to fall due to the source impedance of the battery. By the time the LED current has reached 900 mA (code 0x77 or 450 mA per current source),  $V_{IN}$  falls below 3 V. The  $V_{IN}$  flash monitor then stops the flash current ramp and the device continues to proceed with the flash pulse, but at 900 mA instead of 1125 mA. Figure 31 details this sequence.




Figure 31. V<sub>IN</sub> Flash Monitor Example

## 7.3.9 LED Voltage Monitor

The LM3559 includes a 4-bit ADC which monitors the LED forward voltage ( $V_{LED}$ ) and stores the digitized value in bits [3:0] of the VLED Monitor Register. The highest voltage of VLED1 or VLED2 is automatically sensed and that becomes the sample point for the ADC. Bit 5, the ADC shutdown bit, enables or disables the ADC with the default state set to enable (bit [5] = 0).

#### 7.3.10 ADC Delay

The ADC Delay Register provides for a programmable delay from 250  $\mu$ s to 8 ms, in steps of 250  $\mu$ s. This delay is the delay from when the EOC bit goes low to when the V<sub>LED</sub> monitor samples the LED voltage. In automatic mode the EOC bit goes low when the Flash LED current hits its target. In manual mode the EOC bit goes low at the end of a readback of the VLED Monitor Register (or when the manual mode bit (bit 4) is re-written with a 1). Figure 32 and Figure 33 detail the timing of the VLED Monitor for both automatic mode and manual mode.






Figure 32. V<sub>LED</sub> Monitor Automatic Mode




Figure 33. V<sub>LED</sub> Monitor Manual Mode

# 7.3.11 Flags Register and Fault Indicators

Eight fault flags are available in the LM3559. These include: a flash timeout, a thermal shutdown, an LED failure flag (LEDF), an LED thermal flag (NTC), a  $V_{\rm IN}$  monitor flag, and a  $V_{\rm IN}$  flash monitor flag. Additionally, two LED interrupt flag bits (TX1 interrupt and TX2 interrupt) are set when the corresponding interrupt is activated. Reading back a 1 indicates the flagged event has happened. A read of the Flags Register resets these bits.

#### 7.3.11.1 Flash Timeout

The timeout (or TO flag, (bit [0] of the Flags Register), reads back a 1 if the LM3559 is active in flash mode and the timeout period expires before the flash pulse is terminated. The flash pulse can be terminated before the timeout period expires by pulling the STROBE pin low (with Enable Register bit [5] = 0), or by writing a (0,0) to bits [1:0] of the Enable Register. The TO flag is reset to 0 by pulling HWEN low, removing power to the LM3559 device, reading the Flags Register, or when the next flash pulse is triggered.



#### 7.3.11.2 Thermal Shutdown

When the die temperature of the LM3559 device reaches 150°C, the boost converter shuts down, and the NFET and PFET turn off. Additionally, the active current source (LED1 and/or LED2) turn off. When the thermal shutdown threshold is tripped a 1 is written to bit [1] of the Flags Register (thermal shutdown bit). The device does not start up again until the die temperature falls to below 135°C and the Flags Register is read back, or when the device is shut down and started up again.

#### 7.3.11.3 LED Fault

The LED Fault flag (bit 2 of the Flags Register) reads back a 1 if the part is active in either flash or torch mode and either LED1 or LED2 experience an open or short condition. An LED open condition is signaled if the OVP threshold is crossed at the OUT pin while the device is in either flash or torch mode. An LED short condition is signaled if the voltage at LED1 or LED2 goes below 500 mV while the device is in torch or flash mode. In an LED open condition there is a 2-µs deglitch time from when the output voltage crosses the OVP threshold to when the LED fault flag is triggered. In an LED short condition there is a 250-µs deglitch time before the LED fault flag is set. The LED fault flag can only be reset to 0 by pulling HWEN low, doing a power-on reset of the LM3559, or by removing the fault condition and reading back the Flags Register.

## 7.3.11.4 TX1 and TX2 Interrupt Flags

The TX1 and TX2 interrupt flags (bits [3] and [4]) indicate an interrupt event has occurred on the respective TX inputs. Bit 3 reads back a 1 if TX1 is in TX mode and there has been a TX1 event since the last read of the Flags Register. Bit 4 read back a 1 if TX2 is in TX mode and there has been a TX2 event since the last read of the Flags Register. A read of the Flags Register automatically resets these bits. A TX event on TX1 or TX2 can be a high-to-low transition or a low-to-high transition depending on the setting of the TX1 and TX2 polarity bits (see Configuration Register 1 Bits [6:5]).

## 7.3.11.5 LED Thermal Fault (NTC Flag)

The NTC flag (bit [5] of the Flags Register) reads back a 1 if the LM3559 is active in flash or torch mode, the device is in NTC mode, and the voltage at LEDI/NTC has fallen below  $V_{TRIP}$  (1 V typical). When this has happened and the LM3559 has been forced into torch mode or LED shutdown (depending on the state of Configuration Register 2 bit [1), the Flags Register must be read, and the voltage at NTC must go above 1 V in order to place the device back in normal operation. (See *NTC Mode* for more details.)

#### 7.3.11.6 Input Voltage Monitor Fault

The  $V_{IN}$  monitor flag (bit [7] of the Flags Register) reads back a 1 when the Input Voltage Monitor is enabled and  $V_{IN}$  falls below the programmed  $V_{IN}$  monitor threshold. This flag must be read back and  $V_{IN}$  must go above the  $V_{IN}$  monitor threshold in order to resume normal operation.



#### 7.4 Device Functional Modes

## 7.4.1 Start-Up (Enabling the Device)

Turnon of the LM3559 is done through bits [1:0] of the Enable Register. Bits [1:0] enable the device in torch mode, flash mode, or privacy Indicate mode. Additionally, bit 6 enables the message indicator at the LEDI/NTC pin. On start-up, when  $V_{OUT}$  is less than  $V_{IN}$ , the internal synchronous PFET turns on as a current source and delivers 350 mA to the output capacitor. During this time both current sources (LED1, and LED2) are off. When the voltage across the output capacitor reaches 2.2 V the active current sources can turn on. At turnon the current sources step through each flash and torch level until their target LED current is reached (32  $\mu$ s/step). This gives the device a controlled turnon and limits inrush current from the  $V_{IN}$  supply.

#### 7.4.2 Pass Mode

At turnon, when the output voltage charges up to  $(V_{IN}-150 \text{ mV})$ , the device operates in either pass mode or boost mode, depending upon the voltage difference between  $V_{OUT}$  and  $V_{LED}$ . If the voltage difference between  $V_{OUT}$  and  $V_{LED}$  is less than 270 mV, the device operates in boost mode. If the difference between  $V_{OUT}$  and  $V_{LED}$  is greater than 270 mV, the device operates in pass mode. In pass mode the boost converter stops switching, and the synchronous PFET turns fully on, bringing  $V_{OUT}$  up to  $V_{IN} - I_{IN} \times R_{PMOS}$  ( $R_{PMOS} = 80 \text{ m}\Omega$ ). In pass mode the inductor current is not limited by the peak current limit. In this situation the output current must be limited to 3 A.

#### 7.4.3 Flash Mode

In flash mode the LED current sources (LED1 and LED2) each provide 16 different current levels from typically 56.25 mA (total) to 1.8 A (total) in steps of 56.25 mA. The flash currents are adjusted via the Flash Brightness Register. Flash mode is activated by writing a 1, 1 to bits [1:0] of the Enable Register or by enabling the hardware flash input (STROBE) via bit [2] of Configuration Register 1 and then pulling the STROBE pin high (high polarity). Once the flash sequence is activated both current sinks (LED1 and LED2) ramp up to their programmed flash current level by stepping through all torch and flash levels (32 µs/step) until the programmed current is reached.

Bit [5] of the Enable Register (STROBE Level/Edge bit) determines how the flash pulse terminates. With the Level/Edge bit = 1 the flash current only terminates when it reaches the end of the flash timeout period. With the level/edge bit = 0, flash mode can be terminated by pulling STROBE low, programming bits [1:0] of the Enable Register with 0,0, or by allowing the flash timeout period to elapse. If the level/edge bit = 0 and STROBE is toggled before the end of the flash timeout period the timeout period resets. Figure 34 and Figure 35 detail the flash pulse termination for the different level/edge bit settings.




Figure 34. LED Current for Strobe (Level Triggered, Enable Register Bit [5] = 0)
Strobe Goes Low Before the End of the Programmed Timeout Duration




Figure 35. LED Current for Strobe (Edge Triggered, Enable Register Bit [5] = 1)

After the flash pulse terminates; either by a flash timeout, pulling STROBE low or disabling it via the I<sup>2</sup>C-compatible interface, LED1 and LED2 turn completely off. This happens even when torch is enabled via the I<sup>2</sup>C-compatible interface, and the flash pulse is turned on by toggling STROBE. After a flash event ends, the EN1, EN0 bits (bits [1:0] of the Enable Register) are automatically reset with 0, 0. The exception occurs when the privacy terminate bit is low (bit [3]) in the Privacy Register. In this case, the specific current source that is enabled for privacy mode turns back on after the flash pulse if privacy mode had been enabled before the flash pulse.

### 7.4.4 Torch Mode


In torch mode the current sources LED1 and LED2 each provide 8 different current levels (Table 3). Torch mode is activated by setting Enable Register bits [1:0] to (1, 0). Once torch mode is enabled, the current sources ramp up to the programmed torch current level by stepping through all of the torch currents at (32  $\mu$ s/step) until the programmed torch current level is reached.

## 7.4.5 Privacy-Indicate Mode

The current sources (LED1 and/or LED2) can also be used as a privacy indicator before and after flash mode. Privacy-indicate mode is enabled by setting the Enable Register bit [1:0] to (0,1). Additionally, the Privacy Register contains the bits to select which current source to use as the privacy indicator (either LED1, LED2, or both), whether or not the privacy-indicate mode turns off at the end of the flash pulse, and contains the 8 intensity levels for the privacy indicator.

The intensity of the LEDs in privacy indicate mode is set by PWM'ing the lowest torch current level (28.125 mA). Bits [2:0] of the Privacy Register allow for 8 different duty cycles of 10%, 20%, 30%, 40%, 50%, 60%, 70%, and 80%. See Table 14 for Privacy Register bit settings. Figure 36 details the timing for the privacy-indicate mode on ILED1 or ILED2.





- t<sub>BLINK</sub> set via bits [7:6] of Privacy Register
- Duty cycle set via bits [2:0] of Privacy Register
- t<sub>PWM</sub> set via bits[2:0] of the Privacy PWM Register

Figure 36. Privacy Indicate Timing

#### 7.4.6 **GPIO1 Mode**

With bit [0] of the GPIO Register set to 1, the TX1/TORCH/GPIO1 pin is configured as a logic I/O. In this mode the TX1/TORCH/GPIO1 pin is readable and writable as a logic input/output via bits [2:1] of the GPIO Register. See Table 9.

#### 7.4.7 TX2/INT/GPIO2

The TX2/INT/GPIO2 pin has a triple function. In TX2 mode (default) the TX2/INT/GPIO2 pin is an active high flash interrupt. With GPIO Register bit [3] = 1 the TX2/INT/GPIO2 pin is configured as general purpose logic I/O. With GPIO Register bit [6] = 1, and with the TX2/INT/GPIO2 pin configured as a GPIO2 output, the TX2/INT/GPIO2 pin is an interrupt output.

#### 7.4.8 TX2 Mode

In TX2 mode, when Configuration Register 1, bit [6] = 0, the TX2/INT/GPIO2 pin has active low polarity. Under this condition when the LM3559 is engaged in a flash event and TX2 is pulled low, both LED1 and LED2 are forced into torch mode. In TX2 mode with Configuration Register 1, bit [6] = 1 the TX2/INT/GPIO2 input has active high polarity. Under this condition when the LM3559 is engaged in a flash event and the TX2/INT/GPIO2 pin is driven high, both LED1 and LED2 are forced into torch mode. During a flash interrupt event if the TX2/INT/GPIO2 input is disengaged the LED current returns to the previous flash current level. During a flash event, if TX2 is active, the LED current sources still turn off after the flash timeout. Figure 25 details the functionality of the TX2 Interrupt.

#### 7.4.8.1 TX2 Shutdown

TX2 also has the capability to force shutdown. Bit [0] of Configuration Register 2 set to a 1 changes the TX2 mode from a force torch when active to a force shutdown when active. For example, if TX2/INT/GPIO2 is configured for TX2 mode with active high polarity, and bit [0] of Configuration Register 2 is set to 1 then when TX2 is driven high, the active current sources (LED1 and/or LED2) are forced into shutdown. Once the active current sources are forced into shutdown by activating TX2, the current sources can only be re-enabled if TX2 is deactivated, and the Flags Register is read back.

#### 7.4.9 **GPIO2 Mode**

With Bit [3] of the GPIO Register set to 1, the TX2/INT/GPIO2 pin is configured as a logic I/O. In this mode the TX2/INT/GPIO2 pin is readable and writeable as a logic input/output via bits [5:4] of the GPIO Register. See Table 9.

## 7.4.10 Interrupt Output (INT Mode)

The TX2/INT/GPIO2 pin can be reconfigured as an active low interrupt output by setting bit [6] in the GPIO Register to 1 and configuring TX2/INT/GPIO2 as a GPIO2 output. In this mode, TX2/INT/GPIO2 pulls low when any of these conditions exist.

- The LM3559 is configured for NTC mode (Configuration Register 1 bit [4] = 1) and the voltage at LEDI/NTC has fallen below V<sub>TRIP</sub> (1 V typical).
- 2. The LM3559 is configured for  $V_{IN}$  monitor mode (VIN Monitor Register bit [0] = 1) and  $V_{IN}$  is below the programmed VIN Monitor Threshold.
- 3. The LM3559 is configured for  $V_{IN}$  flash monitor mode (VIN Monitor Register bit [3] = 1) and  $V_{IN}$  falls below the programmed  $V_{IN}$  flash monitor threshold. Figure 37 shows the functionality of the TX2/INT/GPIO2 input.

Once INT is pulled low due to any of the above conditions having been met, INT only goes back high again if any of the conditions are no longer true and the Flags Register is read.




Figure 37. TX2 as an Interrupt Output (During an NTC Event)



#### 7.4.11 NTC Mode

Writing a 1 to the Configuration Register 1 bit [4] configures the LEDI/NTC pin for NTC mode. In this mode the indicator current source is disabled and LEDI/NTC becomes the positive input to the NTC comparator. NTC mode operates as a LED current interrupt that is triggered when the voltage at LEDI/NTC goes below 1 V.

Two actions can be taken when the NTC comparator is tripped. With Configuration Register 2 bit [1] set to 0 the NTC interrupt forces the LED current from flash mode into torch mode. With Configuration Register 2 bit [1] set to 1 the NTC interrupt forces the LED current into shutdown.

Whether in NTC force torch or NTC shutdown, in order to re-enter flash mode or torch mode after an NTC event, two things must occur. First, the NTC input must be above the 1-V threshold. Secondly, the Flags Register must be read.

To avoid noise from falsely triggering the NTC comparator, this mode incorporates a 250- $\mu$ s deglitch timer. With NTC mode active,  $V_{LEDI/NTC}$  must go below the trip point ( $V_{TRIP}$ ), and remain below it, for 250  $\mu$ s before the LEDs are forced into torch mode (or shut down) and the NTC flag is written.

## 7.4.12 Alternate External Torch (AET Mode)

Configuration Register 2 bit [2] programs the LM3559 for AET mode. With this bit set to 0 (default) TX1/TORCH is a flash current interrupt that forces torch mode only during a flash event. For example, if TX1/TORCH goes high while the LED current is in flash mode, the LEDs are forced into torch mode only for the duration of the timeout counter. At the end of the timeout counter the LEDs turn off.

With the Configuration Register 2 bit [2] set to 1 the LM3559 is configured for AET mode and the operation of TX1/TORCH becomes dependent on its occurrence relative to the STROBE input. In this mode, if TX1/TORCH goes high first, then STROBE goes high next, the LEDs are forced into Torch mode with no timeout. In this mode, if TX1/TORCH goes high after STROBE has gone high, then the TX1/TORCH pin operates as a normal LED current interrupt and the LEDs turn off at the end of the timeout duration (see Figure 38.




Figure 38. AET Mode Timing

#### 7.4.13 Automatic Conversion Mode

With the ADC enabled, a conversion is performed each time a flash pulse is started. When a flash pulse is started bit [6] of the VLED Monitor Register (end-of-conversion bit) is automatically written with a 0. At the end of the conversion, bit [6] goes high signaling that the  $V_{LED}$  data is valid. A read back of the VLED Monitor Register clears the EOC bit. Figure 32 shows the  $V_{LED}$  monitor automatic conversion.

#### 7.4.14 Manual Conversion Mode

The V<sub>LED</sub> monitor can be set up for manual conversion mode by setting bit [4] of the VLED Monitor Register to 1. When this bit is set high the EOC bit (bit [6]) goes low, and a conversion is performed. When the conversion is complete, the EOC bit goes high again. Subsequent conversions are performed in manual mode by reading back the VLED Monitor Register, which resets the EOC bit and starts another conversion (see Figure 33).

## 7.5 Programming

#### 7.5.1 I<sup>2</sup>C-Compatible Interface

#### 7.5.1.1 START and STOP Conditions

The LM3559 is controlled via an I<sup>2</sup>C-compatible interface. START and STOP conditions classify the beginning and end of the I<sup>2</sup>C session. A START condition is defined as SDA transitioning from HIGH to LOW while SCL is HIGH. A STOP condition is defined as SDA transitioning from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C master always generates the START and STOP conditions.




Figure 39. START and STOP Sequences

The I<sup>2</sup>C bus is considered busy after a START condition and free after a STOP condition. During data transmission the I<sup>2</sup>C master can generate repeated START conditions. A START and a repeated START condition are equivalent function-wise. The data on SDA must be stable during the HIGH period of the clock signal (SCL). In other words, the state of SDA can only be changed when SCL is LOW. Figure 40 shows the SDA and SCL signal timing for the I<sup>2</sup>C-Compatible bus. See the *Electrical Characteristics* for timing values.




Figure 40. I<sup>2</sup>C-Compatible Timing



## **Programming (continued)**

## 

The device address for the LM3559 is 1010011 (0xA7 for read and 0xA6 for write). After the START condition, the  $I^2C$  master sends the 7-bit address followed by an eighth read or write bit (R/W). R/W = 0 indicates a WRITE and R/W = 1 indicates a READ. The second byte following the device address selects the register address to which the data will be written. The third byte contains the data for the selected register.




Figure 41. Device Address

## 7.5.1.3 Transferring Data

Every byte on the SDA line must be eight bits long, with the most significant bit (MSB) transferred first. Each byte of data must be followed by an acknowledge bit (ACK). The acknowledge related clock pulse (9th clock pulse) is generated by the master. The master releases SDA (HIGH) during the 9th clock pulse (write mode). The LM3559 pulls down SDA during the 9th clock pulse, signifying an acknowledge. An acknowledge is generated after each byte has been received.



# 7.6 Register Maps

Table 1. LM3559 Internal Registers

REGISTER NAME	INTERNAL HEX ADDRESS	POWER-ON/RESET VALUE
Enable	0x10	0x18
Privacy	0x11	0x58
Indicator	0x12	0x00
Indicator Blinking	0x13	0x00
Privacy PWM	0x14	0xF0
GPIO	0x20	0x80
VLED Monitor (ADC)	0x30	0x80
ADC Delay	0x31	0xC0
VIN Monitor	0x80	0xC0
Last Flash	0x81	0x00
Torch Brightness	0xA0	0x52
Flash Brightness	0xB0	0xDD
Flash Duration	0xC0	0x6F
Flags	0xD0	0x00
Configuration 1	0xE0	0x68
Configuration 2	0xF0	0xF0



## 7.6.1 Enable Register

Bits [1:0] of the Enable Register controls the ON/OFF state of torch mode, flash mode, and privacy-indicate mode. Bits [4:3] turn on/off the main current sources (LED1 and LED2). Bit [5] sets the level or edge control for the STROBE input. Bits 7 and 6 control the indicator current source (see Table 2).

**Table 2. Enable Register Descriptions** 

Bit 7 (EN Blink)	Bit 6 (EN Message Indicator)	Bit 5 (STROBE Level/Edge)	Bit 4 (LED2 Enable)	Bit 3 (LED1 Enable)	Bit 2 (Not Used)	Bit 1 (EN1)	Bit 0 (EN0)
0 = Message indicator blinking function is disabled <sup>(1)</sup> (default) 1 = message indicator blinking function is enabled. The message indicator blinks the pattern programmed in the Indicator Register and Indicator Blinking Register	0 = Message Indicator is disabled (default) 1= Message Indicator is enabled.	0 = (Level Sensitive) When STROBE goes high, the flash current will turn on and remain on for the duration the STROBE pin is held high or until the flash timeout occurs, whichever comes first. (default) 1 = (Edge Triggered) When STROBE goes high , the flash current will turn on and remain on for the duration of the Flash timeout.	0 = LED2 off 1 = LED2 on (default)	0 = LED1 off 1 = LED1 on (default)	N/A	Enable Bits 00 = Current s shut down (de 01 = Privacy-ir 10 = Torch mo 11 = Flash mo at timeout)	fault) ndicate mode nde

<sup>(1)</sup> Bit 7 enables or disables the message indicator blinking function. With this bit set to 0 and Bit 6 set to 1, the message indicator turns on constantly at the programmed current as set in the Indicator Register, bits [2:0].

## 7.6.2 Torch Brightness Register

Bits [2:0] of the Torch Brightness Register set the Torch current for LED1. Bits [5:3] set the torch current for LED2. (see Table 3).

Table 3. Torch Brightness Register Descriptions

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
(N/A)	(N/A)	(TC2A)	(TC2B)	(TC2C)	(TC1A)	(TC1B)	(TC1C)
(Not Used)		000 = 28.125 m/s 001 = 56.25 m/s <b>010 = 84.375 m/s</b> 011 = 112.5 m/s 100 = 140.625 m/s 101 = 168.75 m/s	(225 mA total) nA (281.25 mA to A (337.5 mA total nA (393.75 mA to	) tal) default tal) )	000 = 28.125 mA 001 = 56.25 mA <b>010 = 84.375 m</b> 011 = 112.5 mA 100 = 140.625 m 101 = 168.75 mA	nÀ (281.25 mÁ to A (337.5 mA total nA (393.75 mA to	tal) default  tal)



# 7.6.3 Flash Brightness Register

Bits [3:0] of the Flash Brightness Register set the Flash current for LED1. Bits [7:4] set the Flash current for LED2. (see Table 4).

**Table 4. Flash Brightness Register Descriptions** 

Bit 7 (FC2A)	Bit 6 (FC2B)	Bit 5 (FC2C)	Bit 4 (FC2D)	Bit 3 (FC1A)	Bit 2 (FC1B)	Bit 1 (FC1C)	Bit 0 (FC1D)			
LED2 Flash Cu	rrent Select Bits			LED1 Flash Curre	nt Select Bits					
0000 = 56.25  m	A (112.5 mA total	)		0000 = 56.25  mA (	112.5 mA total)					
0001 = 112.5  m	A (225 mA total)			0001 = 112.5 mA (	225 mA total)					
0010 = 168.75  n	nA (337.5 mA tota	al)		0010 = 168.75 mA	(337.5 mA total)					
0011 = 225  mA	(450 mA total)			0011 = 225 mA (45	50 mA total)					
0100 = 281.25  n	nA (562.5 mA tota	al)		0100 = 281.25 mA	(562.5 mA total)					
0101 = 337.5  m	A (675 mA total)			0101 = 337.5 mA (	675 mA total)					
0110 = 393.75 n	nA (787.5 mA tota	al)		0110 = 393.75 mA	(787.5 mA total)					
0111 = 450  mA	(900 mA total)			0111 = 450 mA (900 mA total)						
1000 = 506.25 n	nA (1012.5 mA to	tal)		1000 = 506.25 mA (1012.5 mA total)						
1001 = 562.5  m	A (1125 mA total)			1001 = 562.5 mA (	1125 mA total)					
1010 = 618.75 n	nA (1237.5 mA to	tal)		1010 = 618.75 mA	(1237.5 mA total	)				
1011 = 675 mA	(1350 mA total)			1011 = 675 mA (13	350 mA total)					
	nA (1562.5 mA to		) 1100 = 731.25 mA (1562.5 mA total)							
1101 = 787.5 mA (1575 mA total) Default 1101 = 787.5 mA (1575 mA total) Default										
1110 = 843.75 mA (1687.5 mA total) 1110 = 843.75 mA (1687.5 mA total)										
1111 = 900 mA	(1800 mA total)			1111 = 900 mA (18	300 mA total)					

# 7.6.4 Flash Duration Register

Bits [4:0] of the Flash Duration Register set the flash timeout duration. Bits [6:5] set the switch current limit (see Table 5).

**Table 5. Flash Duration Register Descriptions** 

Bit 7 (Not used)	Bit 6 (CL1)	Bit 5 (CL0)	Bit 4 (T4)	Bit 3 (T3)	Bit 2 (T2)	Bit 1 (T1)	Bit 0 (T0)			
N/A	Current Limit Se	elect Bits	Flash timeout Select Bits							
	00 = 1.4  A peak	current limit	00000 = 32  ms ti							
	01 = 2.1 A peak		00001 = 64 ms timeout							
	10 = 2.7  A peak		00010 = 96  ms ti							
	11 = 3.2 A peak	current limit	00011 = 128  ms							
	(default)		00100 = 160  ms							
			00101 = 192 ms							
			00110 = 224 ms							
			00111 = 256 ms							
			01000 = 288  ms 01001 = 320  ms							
			01001 = 320  ms 01010 = 352  ms							
			01010 = 352  ms 01011 = 384  ms							
			01011 = 364  ms 01100 = 416  ms							
			01100 = 410  ms 01101 = 448  ms							
			01101 = 440  ms 01110 = 480  ms							
				timeout (default)	١					
			10000 = 544 ms timeout							
			10001 = 576 ms							
			10010 = 608  ms	timeout						
			10011 = 640 ms	timeout						
			10100 = 672  ms	timeout						
			10101 = 704  ms	timeout						
			10110 = 736  ms	timeout						
			10111 = 768  ms							
			11000 = 800  ms							
			11001 = 832  ms							
			11010 = 864  ms							
			11011 = 896 ms							
			11100 = 928 ms							
			11101 = 960 ms							
			11110 = 992 ms							
			11111 = 1024 ms	s timeout						



### 7.6.5 Flags Register

The Flags Register holds the flag bits indicating flash timeout, thermal shutdown, LED fault (open or short), TX interrupts (TX1 and TX2), LED thermal fault (NTC),  $V_{IN}$  monitor trip, and  $V_{IN}$  flash monitor trip. All flags are cleared on read back of the Flags Register (see Table 6).

**Table 6. Flags Register Descriptions** 

Bit 7 (V <sub>IN</sub> Monitor)	Bit 6 (VIN Flash Monitor)	Bit 5 (NTC Fault)	Bit 4 (TX2 Interrupt)	Bit 3 (TX1 Interrupt )	Bit 2 (LED Fault)	Bit 1 (Thermal Shutdown)	Bit 0 (Flash timeout)
$0 = V_{\text{IN}} \text{ is} \\ \text{above the VIN} \\ \text{Monitor} \\ \text{Threshold or} \\ V_{\text{IN}} \text{ monitor} \\ \text{threshold is} \\ \text{disabled} \\ \text{(default)}$	VIN did not fall below the VIN Flash Monitor threshold during the flash pulse turnon or VIN flash monitor is disabled (default)	0 = LEDI/NTC pin is above 1V( <b>default</b> )	0 = TX2 has not changed state ( <b>default</b> )	0 = TX1 has not changed state (default)	0 = Proper LED Operation (default)	0 = Die Temperature below Thermal Shutdown Limit (default)	0 = Flash timeout did not expire ( <b>default</b> )
$\begin{array}{l} 1 = VI_N \text{ monitor} \\ \text{is enabled and} \\ V_{IN} \text{ has fallen} \\ \text{below the} \\ \text{programmed} \\ \text{threshold} \end{array}$	$\begin{split} 1 &= V_{\text{IN}} \text{ flash} \\ \text{monitor is} \\ \text{enabled and} \\ V_{\text{IN}} \text{ fell below} \\ \text{the} \\ \text{programmed} \\ \text{VIN Flash} \\ \text{Monitor} \\ \text{threshold} \\ \text{during the flash} \\ \text{pulse turn-on} \end{split}$	1 = NTC mode is enabled and LEDI/NTC has fallen below 1V	1 = TX2 has changed state (TX2 mode only)	1 = TX1 has changed state (TX1 mode only)	1 = LED failed (open or short)	1 = Die temperature has crossed the thermal shutdown threshold	1 = Flash timeout expired

# 7.6.6 Configuration Register 1

Configuration Register 1 holds the STROBE input enable bit, the STROBE polarity bit, the NTC enable bit, the polarity selection bits for TX1 and TX2, and the hardware-torch enable bit (see Table 7).

Table 7. Configuration Register 1 Descriptions

Bit 7 (Hardware Torch Mode Enable)	Bit 6 (TX2 Polarity)	Bit 5 (TX1 Polarity)	Bit 4 (NTC Mode Enable)	Bit 3 (STROBE Polarity)	Bit 2 (STROBE Input Enable)	Bit 1 (Not Used)	Bit 0 (Not Used)
0 = TX1/TORCH is a TX input (default)	0 = TX2 is configured for active low polarity	0 = TX1 is configured for active low polarity	0 = LEDI/NTC pin is configured as an indicator output (default)	0 = STROBE input enable is active low. Pulling STROBE low turns on Flash current	0 = STROBE pin disabled (default)	N/A	N/A
1 = TX1/TORCH pin is a hardware TORCH enable. This bit is reset to 0 after a flash event.	1 =TX2 pin is configured for active high polarity (default)	1 = TX1 is configured for active high polarity (default)	1 = LEDI/NTC is configured as a comparator input for an NTC thermistor	1 = STROBE Input is active high. Pulling STROBE high turns on Flash current (default)	1 = STROBE Input enabled		



### 7.6.7 Configuration Register 2

Configuration Register 2 holds the TX2 shutdown select bit, the NTC shutdown select bit, the AET-mode enable bit, and the  $V_{IN}$  monitor shutdown bit (see Table 8).

Table 8. Configuration Register 2 Bit Descriptions

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (Not used)	Bit 4 (Not used)	Bit 3 (V <sub>IN</sub> Monitor Shutdown)	Bit 2 (AET mode)	Bit 1 (NTC Shutdown)	Bit 0 (TX2 Shutdown)
N/A	N/A	N/A	N/A	0 = V <sub>IN</sub> falling below the programmed V <sub>IN</sub> monitor threshold forces the LED current into the programmed torch current (default)	0 = AET Mode Disabled (default)	0 = Voltage at LEDI/NTC falling below V <sub>TRIP</sub> forces the active current source (LED1 and/or LED2) to the programmed torch current (default)	0 = TX2 event forces the LED current to the programmed torch current (default)
				1 = V <sub>IN</sub> falling below the programmed V <sub>IN</sub> monitor threshold forces the LED current into shutdown.	1 = AET Mode Enabled	1 = Voltage at LEDI/NTC falling below V <sub>TRIP</sub> forces the active current source (either LED1 and/or LED2) into shutdown.	1 = TX2 event forces the LED current into shutdown.

## 7.6.8 GPIO Register

The GPIO Register contains the control bits which change the state of the TX1/TORCH/GPIO1 pin and the TX2/INT/GPIO2 pins to general purpose I/Os (GPIOs). Additionally, bit 6 of the GPIO Register contains the interrupt configuration bit. Table 9 describes the bit description and functionality of the GPIO register. To configure the TX1 or TX2 pins as GPIO outputs an initial double write is required to register 0x20. For example, to configure TX2 to output a logic high, an initial write of 0x88 would need to occur twice to force GPIO2 low. Subsequent writes to GPIO2 after the initial setup only requires a single write. To read back the GPIO inputs, a write, then a read, of register 0x20 must occur each time the data is read. For example, if GPIO2 is set up as a GPIO input and the GPIO2 input has then changed state, first a write to 0x20 must occur, then the readback of register 0x20 that follows shows the updated data. When configuring TX2 as an interrupt output, the TX2/GPIO2/INT pin must first be configured as a GPIO output (double write). For example, to configure TX2/GPIO2/INT for INT mode, a write of 0xF8 to register 0x20 must be done twice.

Table 9. GPIO Register

Bit 7 (Not Used)	Bit 6 (TX2/INT/GPIO 2 Interrupt Enable)	Bit 5 (TX2/INT/GPIO 2 data)	Bit 4 (TX2/INT/GPIO 2 data direction)	Bit 3 (TX2/INT/GPIO 2 Control)	Bit 2 (TX1/TORCH/G PIO1 data)	Bit 1 (TX1/TORCH/G PIO1 data direction)	Bit 0 (TX1/TORCH/G PIO1 Control)
N/A	0 = TX2/INT/GPIO2 is configured according to bit 3 of this register (default)	This bit is the read or write data for the GPIO2 pin in GPIO mode	0 = TX2/INT/GPIO2 is a GPIO Input (default)	0 = TX2/INT/GPIO is a TX2 interrupt (default)	This bit is the read or write data for the GPIO1 pin in GPIO mode	0 = TX1/TORCH/G PIO1 is a GPIO input (default)	0 = TX1/TORCH/G PIO1 pin is configured according to Configuration Register 1 bit[7] (default)
	1 = with bits [4:3] = 11, TX2/INT/GPIO2 is an interrupt output. See Interrupt section.		1 = TX2/INT/GPIO2 is a GPIO Output	1 = TX2/INT/GPIO2 is configured as a GPIO		1 TX1/TORCHGP IO1 is an output	1 = TX1/TORCH/G PIO1 pin is configured as a GPIO



#### 7.6.9 Last Flash Register

The Last Flash Register is a read-only register loaded with the flash code corresponding to the flash level that the device was at if any of the following events happens:

- 1. Voltage at LEDI/NTC falling below  $V_{TRIP}$  with the device in NTC mode (Configuration Register 1 bit [4] = 1)
- 2. Input voltage falling below the programmed  $V_{IN}$  monitor threshold with device in  $V_{IN}$  monitor mode (VIN Monitor Register bit [0] = 1)
- 3. Input voltage falling below the programmed  $V_{IN}$  flash monitor threshold with the device in  $V_{IN}$  flash monitor mode (VIN Monitor Register bit [3] = 1).

The Last Flash Register is updated at the same time that the corresponding flag bit is written to the Flags Register. This results in a delay of 250  $\mu$ s from when  $V_{LEDI/NTC}$  (NTC mode) crosses  $V_{TRIP}$ , or  $V_{IN}$  ( $V_{IN}$  monitor enabled) crosses the  $V_{IN\_TH}$ . During  $V_{IN}$  flash monitor there is a 8- $\mu$ s deglitch time so the  $V_{IN}$  flash monitor flag is written (and the Last Flash Register is updated) 8  $\mu$ s after  $V_{IN}$  falls below  $V_{IN}$  FLASH.

Table 10. Last Flash Register Descriptions

Bit 7 (LF2A)	Bit 6 (LF2B)	Bit 5 (LF2C)	Bit 4 (LF2D)	Bit 3 (LF1A)	Bit 2 (LF1B)	Bit 1 (LF1C)	Bit 0 (LF1D)	
These bits are re LED2 that the LN 0000 = 56.25 m/4 0001 = 112.5 m/4 0010 = 168.75 m 0011 = 225 m/4 (0100 = 281.25 m, 0101 = 337.5 m/4 0110 = 393.75 m 0111 = 450 m/4 (0100 = 281.25 m, 0100 = 28	A (562.5 mA total) A (675 mA total) A (562.5 mA total) A (675 mA total) A (787.5 mA total) A (787.5 mA total) A (675 mA total)	These bits are read only and represent the flash current code for s at during the interrupt.  (a) A total) (b) A total) (c) MA t						
1010 = 618.75 m 1011 = 675 mA ( 1100 = 731.25 m 1101 = 787.5 mA	nA (1562.5 mA total) A (1575 mA total) nA (1687.5 mA total	al)		1010 = 618.75 m 1011 = 675 mA ( 1100 = 731.25 m 1101 = 787.5 m	A (1562.5 mA total) A (1575 mA total) A (1687.5 mA total	al)		

#### 7.6.10 VLED Monitor Register

The VLED Monitor Register controls the internal 4-bit analog to digital converter. Bits [3:0] of this register contain the 4-bit data of the LED voltage. This data is the digitized voltage of the highest of either VLED1 to GND or VLED2 to GND. Bit [4] is the manual mode enable which provides for a manual conversion of the ADC. In manual mode the automatic conversion is still performed. In automatic conversion mode a conversion is performed each time a flash pulse is initiated. Bit [5] is the ADC shutdown bit. Bit [6] signals the end of conversion. This is a read-only bit that goes high when a conversion is complete and data is ready. A read of the VLED Monitor Register clears the EOC bit (see Table 11).



### Table 11. VLED Monitor Register Descriptions

Bit 7 (Not Used)	Bit 6 (End of Conversion)	Bit 5 (Shutdown)	Bit 4 (Manual Mode Enable)	Bit 3 (ADC3)	Bit 2 (ADC2)	Bit 1 (ADC1)	Bit 0 (ADC0)
N/A	0 = Conversion in progress (default)	0 = ADC is enabled (default)	0 = Manual mode disabled (default)	0000 = (V <sub>LED</sub> < 3 0001 = (3.2 V ≤ 3 0010 = (3.3 V ≤ 3 0011 = (3.4 V ≤ 3	V <sub>LED</sub> < 3.3 V) V <sub>LED</sub> < 3.4 V)		
	1 = Conversion done	1 = ADC is shutdown, no conversion is performed	1 = Manual mode is enabled	0100 = (3.5 V ≤ V) 0101 = (3.6 V ≤ V) 0110 = (3.7 V ≤ V) 0111 = (3.8 V ≤ V) 1000 = (3.9 V ≤ V) 1001 = (4.1 V ≤ V) 1010 = (4.1 V ≤ V) 1100 = (4.3 V ≤ V) 1101 = (4.4 V ≤ V) 1110 = (4.5 V ≤ V) 1111 = (4.6 V ≤ V)	VLED < 3.6 V) VLED < 3.7 V) VLED < 3.8 V) VLED < 3.9 V) VLED < 4.1 V) VLED < 4.2 V) VLED < 4.3 V) VLED < 4.4 V) VLED < 4.5 V) VLED < 4.5 V) VLED < 4.6 V)		

# 7.6.11 ADC Delay Register

The ADC Delay Register programs the delay from when the EOC bit goes low to when a conversion is initiated. This delay applies to both manual mode and automatic mode. Bit 5 is the no-delay bit and can set the delay to effectively 0 (see Table 12, Figure 32, and Figure 33).

Table 12. ADC Delay Register

				•			
Bit 7 (Not Used)	Bit 6 (Not used)	Bit 5 (No Delay)	Bit 4 (D1) Bit 3 (D2) Bit 2 (D3)			Bit 1 (D4)	Bit 0 (D5)
		0 = Delay is set by bits [4:0] (default)	conversion is s	tarted (250 µs/s		OC bit goes low	to when a
N/A		1 = no delay from when the EOC goes low to when the conversion is started.	00000 = 250 μ : : : :	s (default)			
			11111 = 8ms				

## 7.6.12 Input Voltage Monitor Register

The VIN Monitor Register contains the enable bit for the  $V_{IN}$  monitor, the threshold select for the  $V_{IN}$  monitor, the enable bit for the  $V_{IN}$  flash monitor, and the threshold select for the  $V_{IN}$  flash monitor (see Table 13).

Table 13. VIN Monitor Register

Bit 7 (Not used)	Bit 6 (Not used)	Bit 5 (VIN Flash Monitor Threhold 1)	Bit 4 (VIN Flash Monitor Threhold 0)	Bit 3 (VIN Flash Monitor Enable)	Bit 2 (VIN Monitor Threshold 1)	Bit 1 (VIN Monitor Threshold 0)	Bit 0 (VIN Monitor Enable)
N/A		<b>00= 2.9 V (defa</b> 01 = 3 V 10 = 3.1 V	ult)	0 = V <sub>IN</sub> monitor is disabled (default)	01= 3 V 10 = 3.1 V	ult)	0 = V <sub>IN</sub> monitor disabled ( <b>default</b> )
		11 = 3.2 V		1 = V <sub>IN</sub> monitor is enabled	11 = 3.2 V		1 = V <sub>IN</sub> monitorenabled

#### 7.6.13 Privacy Register

The Privacy Register contains the bits to control which current source is used for the privacy indicator (LED1 or LED2 or both), whether the privacy indicator turns off or remains on after the flash pulse terminates, and the duty cycle settings (between 10% and 80%) for setting the privacy LED current (see Table 14).



### Table 14. Privacy Register

Bit 7 (Blink 2)	Bit 6 (Blink 1)	Bit 5 (LED2 Privacy)	Bit 4 (LED1 Privacy)	Bit 3 (Privacy Terminate)	Bit 2 (PD2)	Bit 1 (PD1)	Bit 0 (PD0)
00 = No blinking 01 = 128 ms blin (default) 10 = 256 ms blin 11 = 512 ms blin	n <b>k period</b> k period	0 = LED2 is off for privacy mode (default) 1 = LED2 is on for privacy mode	0 = LED1 is off for privacy mode 1 = LED1 is on for privacy mode (default)	0 = Privacy mode turns back on at the end of the flash pulse 1 = Privacy mode turns off at the end of the flash pulse (default)	Privacy mode cu current) 000 = 10% (defa 001 = 20% 010 = 30% 011 = 40% 100 = 50% 101 = 60% 111 = 80%	rrent levels (% of ult)	minimum torch

## 7.6.14 Privacy PWM Period Register

The Privacy PWM Register contains the bits to control the PWM period for the privacy indicate mode (see Table 15).

Table 15. Privacy PWM Period Register

Bits 7-3	Bit 2	Bit 1	Bit 0
(Not Used)	(P3)	(P2)	(P1)
	000 = 5.12 ms 001 = 2.56 ms 010 = 1.28 ms 011 = 640 µs 1XX = 320 µs		

## 7.6.15 Indicator Register

The Message Indicator Register contain the bits which control the following:

- 1. Indicator current level
- 2. Pulse width
- 3. Ramp times for turnon and turnoff of the indicator current source (see Figure 42 for the message indicator timing diagram).

Table 16. Indicator Register

		_					
Bit 7 (R2)	Bit 6 (R1)	Bit 5 (P3)	Bit 4 (P2)	Bit 3 (P1)	Bit 2 (I3)	Bit 1 (I2)	Bit 0 (I1)
(t <sub>RAMP</sub> ) <b>00 = 78 ms (defau</b> ) 01 = 156 ms 10 = 312 ms 11 = 624 ms	lt)	(PERIOD#) <b>000 = 0 (default)</b> 001 = 1 010 = 2 011 = 3 100 = 4 101 = 5 110 = 6 111 = 7	,		(I <sub>IND</sub> ) 000 = 2.25 mA 001 = 4.5 mA 010 = 6.75 mA 011 = 9 mA 100 = 11.25 mA 101 = 13.5 mA 111 = 18 mA		

# 7.6.16 Indicator Blinking Register

The Indicator Blinking Register contain the bits which control the following:

- 1. Number of periods  $(t_{PERIOD} = t_{RAMP} \times 2 + t_{PULSE} \times 2)$
- 2. Active Time  $(t_{ACTIVE} = t_{PERIOD} \times PERIOD#)$
- 3. Blank Time ( $t_{BLANK} = t_{ACTIVE} \times BLANK#$ )
  - (see Figure 42)



# **Table 17. Indicator Blinking Register**

Bit 7 (M4)	Bit 6 (M3)	Bit 5 (M2)	Bit 4 (M1)	Bit 3 (PW4)	Bit 2 (PW3)	Bit 1 (PW2)	Bit 0 (PW1)
BLANK#				Pulse time (t <sub>PUL</sub>	se)		
0000 = 0 (defau	lt)			0000 = 0 (defau			
0001 = 1	,			0001 = 32  ms	•		
0010 = 2				0010 = 64  ms			
0011 = 3				0011 = 92  ms			
0100 = 4				0100 = 128  ms			
0101 = 5				0101 = 160  ms			
0110 = 6				0110 = 196  ms			
0111 = 7				0111 = 224  ms			
1000 = 8				1000 = 256  ms			
1001 = 9				1001 = 288  ms			
1010 = 10				1010 = 320  ms			
1011 = 11				1011 = 352 ms			
1100 = 12				1100 = 384  ms			
1101 = 13				1101 = 416 ms			
1110 = 14				1110 = 448  ms			
1111 = 15				1111 = 480 ms			




Figure 42. Message Indicator Timing Diagram



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The LM3559 is a synchronous boost flash driver with dual 900-mA high-side current sources. The 2-MHz DC-DC boost regulator allows for the use of small external components. The device operates from a typical input voltage from 2.5 V to 5.5 V and an ambient temperature range of –40°C to +85°C.

COMPONENT **MANUFACTURER VALUE PART NUMBER RATING** SIZE 1 µH L Toko FDSD0312-1R0  $3 \text{ mm} \times 3 \text{ mm} \times 1.2 \text{ mm}$ 3.3 A 1.6 mm × 0.8 mm × 0.8 mm C<sub>IN</sub>/C<sub>OUT</sub> Murata 10 μF GRM188R60J106M 6.3 V (0603)PWF-4 **LEDs** Lumiled  $V_F = 3.6 \text{ V at } 1 \text{ A}$ 

**Table 18. Application Circuit Component List** 

## 8.2 Typical Applications

## 8.2.1 LM3559 Typical Application




Figure 43. LM3559 Typical Application



## **Typical Applications (continued)**

#### 8.2.1.1 Design Requirements

For typical LED flash driver applications, use the parameters listed in Table 19.

**Table 19. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Minimum input voltage	2.5 V
Minimum output voltage	1.8 V
Maximum output voltage	5 V
Maximum output current	1.8 A
Switching frequency	2 MHz

#### 8.2.1.2 Detailed Design Procedure

## 8.2.1.2.1 Output Capacitor Selection

The LM3559 is designed to operate with at least a  $10-\mu F$  ceramic output capacitor. When the boost converter is running the output capacitor supplies the load current during the boost converters on time. When the NMOS switch turns off the inductor energy is discharged through the internal PMOS switch, supplying power to the load and restoring charge to the output capacitor. This causes a sag in the output voltage during the on time and a rise in the output voltage during the off time. Therefore, choose the output capacitor to limit the output ripple to an acceptable level depending on load current and input/output voltage differentials and also to ensure the converter remains stable.

For proper operation the output capacitor must be at least a 10- $\mu$ F ceramic. Larger capacitors such as a 22- $\mu$ F or capacitors in parallel can be used if lower output voltage ripple is desired. To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta V_Q$ ) and the ripple due to the equivalent series resistance (ESR) of the capacitor ( $\Delta V_{ESR}$ ) use Equation 1 and Equation 2:

For continuous conduction mode, the output voltage ripple due to the capacitor discharge is:

$$\Delta V_{Q} = \frac{I_{LED} \times (V_{OUT} - V_{IN})}{f_{SW} \times V_{OUT} \times C_{OUT}}$$
(1)

The output voltage ripple due to the output capacitors ESR is found by:

$$\Delta V_{ESR} = R_{ESR} \ x \left( \frac{I_{LED} \ x \ V_{OUT}}{V_{IN}} \right) + \Delta I_{L}$$

$$\Delta I_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}}$$
(2)

In ceramic capacitors the ESR is very low so a close approximation is to assume that 80% of the output voltage ripple is due to capacitor discharge and 20% from ESR. Table 20 lists different manufacturers for various output capacitors and their case sizes suitable for use with the LM3559.

#### 8.2.1.2.2 Input Capacitor Selection

Choosing the correct size and type of input capacitor helps minimize the voltage ripple caused by the switching of the device boost converter, and reduces noise on the input terminal of the boost converter that can feed through and disrupt internal analog signals. In the *Figure 43* a 10-µF ceramic input capacitor works well. It is important to place the input capacitor as close as possible to the device input (IN) pin. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents. Table 20 lists various input capacitors that TI recommends for use with the LM3559.



Table 20	Pecommende	Innut/Outnut	Canacitors	(X5r Dielectric)	١
i abie zu.	Recommende	a inbut/Outbut	Capacitors	(ASI Dielectric	)

MANUFACTURER	PART NUMBER	VALUE	CASE SIZE	VOLTAGE RATING
TDK Corporation	C1608JB0J106M	10 μF	0603 (1.6 mm × 0.8 mm × 0.8 mm)	6.3 V
TDK Corporation	C2012JB1A106M	10 μF	0805 (2 mm × 1.25 mm ×1.25 mm)	10 V
TDK Corporation	C2012JB0J226M	22 μF	0805 (2 mm × 1.25 mm ×1.25 mm)	6.3 V
Murata	GRM188R60J06M	10 μF	0603 (1.6 mm × 0.8 mm × 0.8 mm)	6.3 V
Murata	GRM21BR61A106KE19	10 μF	0805 (2 mm ×1.25 mm × 1.25 mm)	10 V
Murata	GRM21BR60J226ME39L	22 μF	0805 (2 mm ×1.25 mm ×1.25 mm)	6.3 V

#### 8.2.1.2.3 Inductor Selection

The LM3559 is designed to use a 1- $\mu$ H or 2.2- $\mu$ H inductor. Table 21 lists various inductors and their manufacturers that can work well with the LM3559. When the device is boosting (V<sub>OUT</sub> > V<sub>IN</sub>) the inductor typically is the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor must be greater than the maximum operating peak current of the LM3559. This prevents excess efficiency loss that can occur with inductors that operate in saturation and prevents overheating of the inductor and further efficiency loss. For proper inductor operation and circuit performance ensure that the inductor saturation and the peak current limit setting of the LM3559 is greater than  $I_{PEAK}$  in *Equation 3*:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + \Delta I_{L} \quad \text{where} \quad \Delta I_{L} = \frac{V_{IN} \times \left(V_{OUT} - V_{IN}\right)}{2 \times f_{SW} \times L \times V_{OUT}}$$

where

- f<sub>SW</sub> = 2 MHz
- Efficiency can be found in *Typical Characteristics*


### **Table 21. Recommended Inductors**

MANUFACTURER	L	PART NUMBER	DIMENSIONS (L×W×H)	I <sub>SAT</sub>	R <sub>DC</sub>
TOKO	2.2 µH	FDSD0312-H-2R2M	3 mm × 3.2 mm × 1.2 mm	2.3 A	105 mΩ
TOKO	1 μH	FDSD0312-H-1R0M	3 mm × 3.2 mm × 1.2 mm	3.4 A	43 mΩ
TOKO	1.5 µH	FDSD0312-H-1R5M	3 mm × 3.2 mm × 1.2 mm	2.8 A	71 mΩ
TOKO	2.2 µH	FDSD0312-2R2M	3 mm × 3.2 mm × 1.2 mm	2.3 A	145 mΩ
TOKO	1 μH	FDSD0312-1R0M	3 mm × 3.2 mm × 1.2 mm	3.4 A	70 mΩ
TDK	1 μH	VLS4012ET-1R0N	4 mm × 4 mm × 1.2 mm	2.8 A	50 mΩ
TDK	2.2 μΗ	VLS252012T-2R2M1R3	2 mm × 2.5 mm × 1.2 mm	1.5 A	130 mΩ

(3)


# TEXAS INSTRUMENTS

## 8.2.1.3 Application Curves





## 8.2.2 LM3559 Typical Application Circuit With Thermistor



Copyright © 2016, Texas Instruments Incorporated

Figure 48. LM3559 Typical Application Circuit With Thermistor

### 8.2.2.1 Detailed Design Procedure

#### 8.2.2.1.1 NTC Thermistor Selection

Programming bit [4] of Configuration Register 1 with a 1 selects NTC mode and makes the LEDI/NTC pin a comparator input for flash LED thermal sensing. Figure 48 shows the LM3559 using the NTC thermistor circuit. The thermal sensor resistor divider is composed of R3 and R(T), where R(T) is the Negative Temperature Coefficient Thermistor,  $V_{BIAS}$  is the bias voltage for the resistive divider, and R3 is used to linearize the NTC's response around the NTC comparators trip point.  $C_{BYP}$  is used to filter noise at the NTC input.

In designing the NTC circuit, we must choose values for  $V_{BIAS}$ , R(T) and R3. To begin with, NTC thermistors have a non-linear relationship between temperature and resistance:

$$R(T) = R_{25^{\circ}C} \times e^{\left[\beta \left(\frac{1}{T^{\circ}C + 273} - \frac{1}{298}\right)\right]}$$
(4)

where  $\beta$  is given in the thermistor datasheet and R<sub>25C</sub> is the thermistors value at 25°C. R3 is chosen so that the temperature-to-resistance relationship becomes more linear and can be found by solving for R3 in the R(T) and R3 resistive divider:

$$R3 = \frac{R_{T(TRIP)}(V_{BIAS} - V_{TRIP})}{V_{TRIP}}$$

where

R<sub>(T)TRIP</sub> is the value of the thermistor at the temperature trip point

• 
$$V_{TRIP} = 1 \text{ V (typical)}$$
 (5)

As an example, with  $V_{BIAS}$  = 2.5 V and a thermistor whose nominal value at 25°C is 100 k $\Omega$  and a  $\beta$  = 4500 K, the trip point is chosen to be 93°C. The value of  $R_{(T)}$  at 93°C is:

R(T) = 100 kΩ x e<sup>$$\left[\frac{\beta}{93+273} - \frac{1}{298}\right]$$</sup> = 6.047 kΩ

R3 is then: 
$$\frac{6.047 \text{k}\Omega \text{ x} (2.5 \text{V} - 1 \text{V})}{1 \text{V}} = 9.071 \text{ k}\Omega$$
 (6)

Figure 49 shows the linearity of the thermistor resistive divider of the previous example.




Figure 49. Thermistor Resistive Divider Response vs Temperature

# 9 Power Supply Recommendations

The LM3556 is designed to operate from an input supply range of 2.5 V to 5.5 V. This input supply must be well regulated and provide the peak current required by the LED configuration and inductor selected.



## 10 Layout

## 10.1 Layout Guidelines

The high switching frequency and large switching currents of the LM3559 make the choice of layout important. The following steps should be used as a reference to ensure the device is stable and maintains proper LED current regulation across its intended operating voltage and current range.

- 1. Place  $C_{IN}$  on the top layer (same layer as the LM3559) and as close as possible to the device. The input capacitor conducts the driver currents during the low side MOSFET turnon and turnoff and can detect current spikes over 1 A in amplitude. Connecting the input capacitor through short wide traces to both the IN and GND terminals reduces the inductive voltage spikes that occur during switching and which can corrupt the  $V_{IN}$  line.
- 2. Place C<sub>OUT</sub> on the top layer (same layer as the LM3559) and as close as possible to the OUT and GND pins. The returns for both C<sub>IN</sub> and C<sub>OUT</sub> must come together at one point, and as close as possible to the GND pin. Connecting C<sub>OUT</sub> through short wide traces will reduce the series inductance on the OUT and GND pins that can corrupt the V<sub>OUT</sub> and GND line and cause excessive noise in the device and surrounding circuitry.
- 3. Connect the inductor on the top layer close to the SW pin. There must be a low-impedance connection from the inductor to SW due to the large DC inductor current and, at the same time, the area occupied by the SW node must be small to reduce the capacitive coupling of the high dV/dt present at SW that can couple into nearby traces.
- 4. Avoid routing logic traces near the SW node to avoid any capacitively coupled voltages from SW onto any high impedance logic lines such as TX1/TORCH/GPIO1, TX2/INT/GPIO2, HWEN, LEDI/NTC (NTC mode), SDA, and SCL. A good approach is to insert an inner layer GND plane underneath the SW node and between any nearby routed traces. This creates a shield from the electric field generated at SW.
- 5. Terminate the flash LED cathodes directly to the GND pin of the LM3559. If possible, route the LED returns with a dedicated path to keep the high amplitude LED currents out of the GND plane. For flash LEDs that are routed relatively far away from the LM3559, a good approach is to sandwich the forward and return current paths over the top of each other on two layers. This helps to reduce the inductance of the LED current paths.
- 6. The NTC thermistor is intended to have its return path connected to the LEDs cathode. This allows the thermistor resistive divider voltage (V<sub>NTC</sub>) to trip the comparators threshold as V<sub>NTC</sub> is falling. Additionally, the thermistor-to-LED cathode junction must be connected as closely as possible in order to reduce the thermal impedance between the LED and the thermistor. The drawback is that the return of the thermistor may detect the switching currents from the device boost converter. Because of this, it is necessary to have a filter capacitor at the NTC pin which terminates close to the GND of the LM3559 (see C<sub>BYP</sub> in Figure 48).



# 10.2 Layout Example




Figure 50. LM3559 Layout Example



## 11 器件和文档支持

## 11.1 器件支持

### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## 11.2 文档支持

#### 11.2.1 相关文档

更多信息,请参见以下文档:

AN-1112《DSBGA 晶圆级芯片规模封装》(文献编号: SNVA009)

## 11.3 接收文档更新通知

要接收文档更新通知,请访问 www.ti.com.cn 您器件对应的产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档的修订历史记录。

#### 11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 商标

E2E is a trademark of Texas Instruments.

能会导致器件与其发布的规格不相符。

All other trademarks are the property of their respective owners.

#### 11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可



SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM3559TLE/NOPB	ACTIVE	DSBGA	YZR	16	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3559	Samples
LM3559TLX/NOPB	ACTIVE	DSBGA	YZR	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	3559	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 31-Aug-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3559TLE/NOPB	DSBGA	YZR	16	250	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1
LM3559TLX/NOPB	DSBGA	YZR	16	3000	178.0	8.4	2.08	2.08	0.76	4.0	8.0	Q1

www.ti.com 31-Aug-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3559TLE/NOPB	DSBGA	YZR	16	250	208.0	191.0	35.0
LM3559TLX/NOPB	DSBGA	YZR	16	3000	208.0	191.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司