











LM27402



ZHCS547K – JANUARY 2010 – REVISED FEBRUARY 2018

LM27402 具有 DCR 电流感测功能的高性能同步降压控制器

1 特性

- 3V 至 20V 的宽输入电压范围
- 基于电感直流电阻 (DCR) 或分流电阻的过流保护
- 0.6V 基准电压,在 -40°C 至 125°C 整个结温范围 内的精度为 ±1% FB
- 200kHz 至 1.2MHz 的开关频率
- 输出电压高达输入电压的 95%
- 集成高电流金属氧化物半导体场效应晶体管 (MOSFET) 驱动器
- 内部 VDD 偏压电源低压降 (LDO) 子稳压器
- 外部时钟同步
- 通过外部电容器进行可调软启动
- 预偏置启动功能
- 电源跟踪
- 支持线路前馈的电压模式控制
- 开漏电源正常指示器
- 具有迟滞功能的精密使能端
- 16 引脚 HTSSOP 和 WQFN 封装
- 使用 LM27402 并借助 WEBENCH[®] 电源设计器创 建定制设计

2 应用

- 适用于 FPGA 和 ASIC 的高电流、低电压电源
- 通用高电流降压转换器
- 直流/直流转换器和 POL 模块
- 电信、数据通信、联网、分布式电源架构
- 加密货币采矿机(比特币、以太坊、莱特币)

3 说明

LM27402 是一款具有无损电感器 DCR 电流检测功能的电压模式同步直流/直流降压控制器。感测电感电流无需增加阻性功率传输系统元件,这可以提升整体效率,并且有助于连续执行精确的电流感测。0.6V ±1%的电压基准确保了输出端的高精度和低压特性。

LM27402 的输入工作电压范围为 3V 至 20V,适用于 多种输入电源轨。

LM27402 电压模式控制环路整合了输入电压前馈,从而在整个输入电压范围内保持稳定性。开关频率可在200kHz 至


1.2MHz 之间调节。双路高电流集成式 MOSFET 驱动器支持大 Q_G、低 R_{DS(on)} 的功耗 MOSFET。电源正常指示器可提供电源轨定序功能和输出故障检测。可调外部软启动可限制浪涌电流,并在启动期间提供单调输出控制。其他 特性 包括外部跟踪其他电源、集成式 LDO偏置电源以及同步功能。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
L MO7400	WQFN (16)	4.00mm x 4.00mm
LM27402	HTSSOP (16)	5.00mm x 4.40mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

典型应用电路





	E	录		
1	特性1		7.4 Device Functional Modes	16
2	应用1	8	Application and Implementation	18
3	说明1		8.1 Application Information	18
4	修订历史记录 2		8.2 Typical Applications	32
5	Pin Configuration and Functions	9	Power Supply Recommendations	37
6	Specifications4	10	0 Layout	37
•	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	37
	6.2 ESD Ratings		10.2 Layout Example	40
	6.3 Recommended Operating Conditions	11	1 器件和文档支持	41
	6.4 Thermal Information5		11.1 器件支持	41
	6.5 Electrical Characteristics5		11.2 文档支持	41
	6.6 Timing Requirements		11.3 接收文档更新通知	41
	6.7 Switching Characteristics		11.4 社区资源	42
	6.8 Typical Performance Characteristics 8		11.5 商标	42
7	Detailed Description 12		11.6 静电放电警告	
	7.1 Overview		11.7 Glossary	
	7.2 Functional Block Diagram 12	12	2 机械、封装和可订购信息	42


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision J (July 2015) to Revision KPage• 已添加 在应用 中添加了"加密货币采矿机(比特币、以太坊、莱特币)";添加了 WEBENCH 链接1Changes from Revision I (March 2013) to Revision JPage• 添加了 ESD 额定值表、特性 说明 部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分。1Changes from Revision H (March 2013) to Revision IPage• Changed layout of National Data Sheet to TI format36



5 Pin Configuration and Functions



Pin Functions

	PIN		PIN		VO ⁽¹⁾	DESCRIPTION		
NAME	HTSSOP	WQFN	1/0	DESCRIPTION				
СВООТ	16	13	Р	High-side gate driver supply rail. Connect a 100-nF ceramic capacitor from CBOOT to SW and a Schottky diode from VDD to CBOOT.				
COMP	5	3	0	output of the internal error amplifier. The COMP voltage is compared to an internally enerated ramp at the PWM comparator to establish the duty cycle command.				
CS+	1	16	I	Current sense positive input. This pin is the noninverting input to the current-sense comparator.				
CS-	2	15	I	Current sense negative input. This pin is the inverting input to the current-sense comparator. 10-µA of nominal offset current is provided for adjustable current limit setpoint.				
EN	8	5	1	LM27402 enable pin. Apply a voltage typically higher than 1.17 V to EN and the LM27402 will begin to switch if VIN and VDD have exceeded their UVLO thresholds. A hysteresis of 100 mV on EN provides noise immunity. EN is internally tied to VDD through a 2-µA pullup current source. EN must not exceed the voltage on VDD.				
FADJ	6	4	I	Frequency adjust input. The switching frequency is programmable between 200 kHz and 1.2 MHz by connecting a resistor between FADJ and GND.				
FB	4	2	I	Feedback input. Inverting input to the error amplifier to set the output voltage and compensate the voltage-mode control loop.				
GND	11	9	G	Common ground connection. This pin provides the power and signal return connections for analog functions, including low-side MOSFET gate return, soft-start capacitor, and frequency adjust resistor.				
HG	15	14	0	High-side MOSFET gate drive output.				
LG	13	11	0	Low-side MOSFET gate drive output.				
PGOOD	9	8	0	Power Good monitor output. This open-drain output goes low during overcurrent, short-circuit, UVLO, output overvoltage and undervoltage, overtemperature, or with the output is not regulated (such as an output prebias). An external pullup resisto VDD or to an external rail is required. Included is a 20-μs deglitch filter. The PGC voltage should not exceed 5.5 V.				



Pin Functions (continued)

	PIN		VO ⁽¹⁾	D-CODIN-LOU	
NAME	HTSSOP	WQFN	1/0(1)	DESCRIPTION	
SS/TRACK	3	1	I/O	Soft-start or tracking input. A start-up rate is defined with the use of an external soft-start capacitor from SS/TRACK to GND. A +3-µA current source charges the soft-start capacitor to set the output voltage rise time during start-up. SS/TRACK can also be controlled with an external voltage source for tracking applications. SS/TRACK voltage must not exceed the voltage on VDD.	
SW	14	12	Р	Power stage switch-node connection and return path for the high-side gate driver.	
SYNC	7	6	1	Frequency synchronization input. Apply an external clock signal to SYNC to set the switching frequency. The SYNC frequency must be greater than the frequency set by the FADJ pin. If the signal is not present, the switching frequency will decrease to the frequency set by the FADJ resistor. SYNC must not exceed the voltage on VDD and must be tied to GND if not used.	
VDD	12	10	Р	Internal sub-regulated 4.5-V bias supply. VDD is used to supply the voltage on CBOOT to facilitate high-side MOSFET switching. Connect a 1- μ F ceramic capacitor from VDD to GND as close as possible to the LM27402. VDD cannot be connected to a separate voltage rail. However, VDD can be connected to VIN to provide increased gate drive only if $V_{IN} \le 5.5$ V. Use A 1- Ω , 1- μ F input filter for increased noise rejection.	
VIN	10	7	Р	Input voltage supply rail with an operating range is 3 V to 20 V. This input is used to provide the feedforward modulation for output voltage control and for generating the internal bias supply voltage. Decouple VIN to GND locally with a 1- μ F ceramic capacitor. For better noise rejection, connect to the power stage input rail with an RC filter.	
EP	-	-	Р	Exposed pad. Connect this pad to the PCB GND plane using multiple thermal vias.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $^{(1)}(2)(3)$

	MIN	MAX	UNIT
VIN, CS+, CS-, SW to GND	-0.3	22	V
SW to GND less than 20ns Transients	-3	22	V
VDD, PGOOD to GND	-0.3	6	V
EN, SYNC, SS/TRACK, FADJ, COMP, FB, LG to GND	-0.3	V_{VDD}	V
CBOOT to GND	-0.3	24	V
CBOOT to SW	-0.3	6	V
CS+ to CS-	-2	2	V
Operating Junction Temperature	-40	150	°C
Lead Temperature (Soldering, 10 sec)		260	°C
Storage Temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)(2)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) The human body model is a 100-pF capacitor discharged through a 1.5-kΩ resistor to each pin.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

⁽³⁾ Unless otherwise specified, voltages are from the indicated pins to GND.



6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
VIN ⁽¹⁾	VDD powered by internal LDO	3.0	20	V
	VDD tied to VIN	3.0	5.5	V
VDD		2.2	5.5	V
SS/TRACK, SYNC, EN		0	V_{VDD}	V
PGOOD		0	5.5	V
Junction Temperature		-40	125	°C

⁽¹⁾ VDD is the output of an internal linear regulator. Under normal operating conditions where VIN is greater than 5.5 V, VDD must not be connected to any external voltage source. In an application where VIN is between 3.0 V and 5.5 V, connecting VIN to VDD maximizes the bias supply rail voltage. In order to have better noise rejection under these conditions, a 1-Ω and 1-μF RC input filter to VDD may be used.

6.4 Thermal Information

		LM		
	THERMAL METRIC ⁽¹⁾	RUM (WQFN)	PWP (HTSSOP)	UNIT
		16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	35.3 ⁽²⁾	39.8 ⁽²⁾	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	32.7	25.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.9	18.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	13.0	18.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.3	2.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Unless otherwise stated, the following conditions apply: $V_{VIN} = 12 \text{ V}$. Limits in standard type are for $T_J = 25^{\circ}\text{C}$ only. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_J = 25^{\circ}\text{C}$ and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIO	NAL SPECIFICATIONS					
		V _{FB} = 0.6 V (not switching), T _J = 25°C		4.5		
I_Q	Quiescent Current	$V_{FB} = 0.6 \text{ V (not switching)}, T_J = -40^{\circ}\text{C}$ to +125°C			6	mA
	Outcocot Current In Chutdour	V _{EN} = 0 V, T _J = 25°C		25		
I _{QSD}	Quiescent Current In Shutdown	$V_{EN} = 0 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			45	μA
UVLO						
UVLO Input Unde		V _{VIN} Rising, V _{VDD} Rising, T _J = 25°C		2.9		
	Input Under Voltage Lockout	V_{VIN} Rising, V_{VDD} Rising, $T_{J} = -40^{\circ}$ C to $+125^{\circ}$ C	2.7		2.99	V
UVLO _{HYS}	UVLO Hysteresis	V _{VIN} Falling, V _{VDD} Falling		300		mV
REFERENC	E					
\ /	Essalla al Maltana	T _J = 25°C		0.600		
V_{FB}	Feedback Voltage	$T_J = -40$ °C to +125°C	0.594		0.606	V
I _{FB}	Feedback Pin Bias Current	V _{FB} = 0.65 V	-50	0	50	nA

⁽²⁾ Tested on a four layer JEDEC board. Four vias are provided under the WQFN exposed pad and nine vias are provided under the HTSSOP exposed pad.



Electrical Characteristics (continued)

Unless otherwise stated, the following conditions apply: V_{VIN} = 12 V. Limits in standard type are for T_J = 25°C only. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWITCHING	1					
		$R_{FADJ} = 4.12 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$		1150		
		$R_{FADJ} = 4.12 \text{ k}\Omega, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	950		1350	kHz
_	0.44. 5	$R_{FADJ} = 20 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$		500		
F _{SW}	Switching Frequency	$R_{FADJ} = 4.12 \text{ k}\Omega, T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	400	0	600	kHz
		$R_{FADJ} = 95.3 \text{ k}\Omega, T_J = 25^{\circ}\text{C}$		214		
		$R_{FADJ} = 4.12 \text{ k}\Omega, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	175		265	kHz
_	W : D : 0 !	F _{SW} = 300 kHz, T _J = 25°C		95%		
D_{MAX}	Maximum Duty Cycle	$F_{SW} = 300 \text{ kHz}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	93%			
VDD SUB-R	EGULATOR				-	
	0.1.5	I _{DD} = 25 mA, T _J = 25°C		4.5		.,
V_{DD}	Sub-Regulator Output Voltage	$I_{DD} = 25 \text{ mA}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	4		5	V
ERROR AM	PLIFIER					
BW _{-3dB}	Open Loop Bandwidth			2		MHz
A _{VOL}	Error Amp DC Gain			50		dB
V _{SLEW_RISE}	Error Amplifier Rising Slew Rate	V _{FB} = 0.5 V		5		V/µs
V _{SLEW_FALL}	Error Amplifier Falling Slew Rate	V _{FB} = 0.7 V		3		V/µs
I _{SOURCE}	COMP Source Current	V _{FB} = 0.5 V	8	12		mA
I _{SINK}	COMP Sink Current	V _{FB} = 0.7 V	4	12		mA
V _{COMP_MAX}	Max COMP Voltage	V _{FB} = 0.5 V		3.1		V
V _{COMP_MIN}	Min COMP Voltage	V _{FB} = 0.7 V		0.5		V
OVER CURI	RENT					
	On any agratual Vallage Office I	T _J = 25°C		0		
V _{OFFSET}	Comparator Voltage Offset	$T_J = -40$ °C to +125°C	- 5		5	mV
	0	V _{CS} -= 5 V, T _J = 25°C		10		^
I _{CS} -	Current Limit Offset Current	$V_{CS-} = 5 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	9.5		10.5	μA
GATE DRIV	E					
R _{DSON1}	High-Side FET Driver pullup On Resistance	V _{CBOOT} - V _{SW} = 4.7 V, I _{HG} = +100 mA		1.7		Ω
R _{DSON2}	High-Side FET Driver pulldown On Resistance	V _{CBOOT} - V _{SW} = 4.7 V, I _{HG} = -100 mA		1.2		Ω
R _{DSON3}	Low-Side FET Driver pullup On Resistance	V _{VDD} = 4.7 V, I _{LG} = +100 mA		1.7		Ω
R _{DSON4}	Low-Side FET Driver pulldown On Resistance	V _{VDD} = 4.7 V, I _{LG} = -100 mA		1		Ω
SOFT-STAR	T					
		V _{SS/TRACK} = 0 V, T _J = 25°C		3		
I_{SS}	Soft-Start Source Current	$V_{SS/TRACK} = 0 \text{ V, } T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2		4	μA
R _{SS_PD}	Soft-Start pulldown Resistance	V _{SS/TRACK} = 0.6 V		288		Ω
	•					



Electrical Characteristics (continued)

Unless otherwise stated, the following conditions apply: V_{VIN} = 12 V. Limits in standard type are for T_J = 25°C only. Minimum and maximum limits are specified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWERGO	OD .					
		V _{PGOOD} = 0.2 V, V _{FB} = 0.75 V, T _J = 25°C	60			
I_{PGS}	PGOOD Low Sink Current	V _{PGOOD} = 0.2 V, V _{FB} = 0.75 V, T _J = -40°C to +125°C	0	100		μΑ
I _{PGL}	PGOOD Leakage Current	V _{PGOOD} = 5 V		1	10	μΑ
^	Overveltage Threshold	V_{FB} Rising, $T_J = 25^{\circ}C$		117%		
O_{VT}	Overvoltage Threshold	V_{FB} Rising, $T_J = -40^{\circ}$ C to +125°C	114%		120%	
O _{VT_HYS}	O _{VT} Hysteresis	V _{FB} Falling		2%		
	Undervoltage Threshold	V_{FB} Rising , $T_J = 25^{\circ}C$		94%		
U_{VT}	Undervoltage Threshold	V_{FB} Rising, $T_J = -40^{\circ}$ C to +125°C	91%		97%	
$U_{\text{VT_HYS}}$	U _{VT} Hysteresis	V _{FB} Falling		3%		
ENABLE						
M	Cookie I esia Histo Threeheld	V _{EN} Rising, T _J = 25°C		1.17		V
V_{EN}	Enable Logic High Threshold	V_{EN} Rising, $T_J = -40^{\circ}$ C to +125°C	1.10		1.24	V
V _{EN_HYS}	Enable Hysteresis	V _{EN} Falling		100		mV
I _{EN}	Enable Pin pullup Current	V _{EN} = 0 V		2		μΑ
FREQUENC	Y SYNCHRONIZATION					
V _{LH_SYNC}	SYNC Pin Logic High	$V_{VDD} = 4.7 \text{ V}, T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	2.0			V
V _{LL_SYNC}	SYNC Pin Logic Low	$V_{VDD} = 4.7 \text{ V}, T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			0.8	V
SYNC _{FSW_L}	Minimum Clock Sync Frequency	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	200			kHz
SYNC _{FSW_H}	Maximum Clock Sync Frequency	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			1200	kHz
THERMAL S	HUTDOWN					
T _{SHD}	Thermal Shutdown	Temperature Rising		165		°C
T _{SHD_HYS}	Thermal Shutdown Hysteresis	Temperature Falling		15		°C

6.6 Timing Requirements

	3 11 11 11 11					
			MIN	NOM	MAX	UNIT
SOFT-STAI	रा				·	
T _{SS_INT}	Internal Soft-Start Time			1.28		ms
POWERGO	OD	•	•			
T _{DEGLITCH}	Deglitch Time	V _{PGOOD} Rising and Falling		20		μs


6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SWITCHING							
T _{OFF_MIN}	Minimum Off Time	V _{FB} = 0.5 V, T _J = 25°C		165			
	Minimum Off Time	$V_{FB} = 0.5 \text{ V}, T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	125	5	205	ns	
GATE DRIVE							
T _{DT}	Deadtime Timeout	F _{SW} = 500 kHz		40		ns	




6.8 Typical Performance Characteristics






Typical Performance Characteristics (continued)






Typical Performance Characteristics (continued)





Typical Performance Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM27402 is a feature-rich, easy-to-use, single-phase, synchronous PWM DC/Dc step-down controller capable of providing an ultrahigh current output for demanding POL applications. An input voltage range of 3 V to 20 V is compatible with a wide range of intermediate bus system rails and battery chemistries, especially 3.3-V, 5-V, and 12-V inputs. The output voltage is adjustable from 0.6 V to as high as 95% of the input voltage, with better than ±1% feedback system regulation accuracy over the full junction temperature range. With an adjustable inductor DCR based current limit setpoint, ferrite and composite cored inductors with low DCR and small footprint can be specified to maximize efficiency and reduce power loss. High-current gate drivers with adaptive deadtime are used for the high-side and low-side power MOSFETs to provide further efficiency gains.

The LM27402 employs a voltage-mode control loop with input voltage feedforward to accurately regulate the output voltage over substantial load, line, and temperature ranges. The switching frequency is programmable between 200 kHz and 1.2 MHz through a resistor or an external synchronization signal. The LM27402 is available in thermally-enhanced WQFN-16 and HTSSOP-16 packages with 0.65-mm lead pitch. The device offers high levels of integration by including MOSFET gate drivers, a low dropout (LDO) bias supply regulator, and comprehensive fault protection features to enable highly flexible, reliable, energy-efficient, and high density regulator solutions. Multiple fault conditions are accommodated, including overvoltage, undervoltage, overcurrent, and overtemperature.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Wide Input Voltage Range

The LM27402 operating input voltage range is from 3 V to 20 V. The device is intended for POL conversions from 3.3-V, 5-V, and 12-V unregulated, semiregulated and fully regulated supply rails. It is also suitable for connection to intermediate bus converters with output rails centered at 12 V and 9.6 V (derived from 4:1 and 5:1 primary-secondary transformer step-downs in nonregulated full-bridge converter topologies) and voltage levels intrinsic to a wide variety of battery chemistries.

The LM27402 uses an internal LDO subregulator to provide a 4.5-V bias rail for the gate drive and control circuits (assuming the input voltage is higher than 4.5 V plus the necessary subregulator dropout specification). Naturally, it can be more favorable to connect VDD directly to the input during low input voltage operation ($V_{VIN} < 5.5 \text{ V}$). In summary, connecting VDD to VIN during low input voltage operation provides a greater gate drive voltage level and thus an inherent efficiency benefit. However, by virtue of the low subregulator dropout voltage, this VDD to VIN connection is not mandatory, thus enabling input ranges from 3 V up to 20 V.

In general, the subregulator is rated to drive the two internal gate driver stages in addition to the quiescent current associated with the operation of the LM27402. VDD and VIN pins of the LM27402 can be tied together if the input voltage is ensured not to exceed 5.5 V (absolute maximum 6 V). This connection bypasses the internal LDO bias regulator and eliminates the LDO dropout voltage and power dissipation. An RC filter from the input rail to the VIN pin, for example 2.2 Ω and 1 μ F, presents supplementary filtering at the VIN pin. Low gate threshold voltage MOSFETs are recommended for this configuration.

7.3.2 UVLO

An undervoltage lockout is built into the LM27402 that allows the device to only switch if the input voltage (VIN) and the internal sub-regulated voltage (VDD) both exceed 2.9 V. A UVLO hysteresis of 300 mV on both VDD and VIN prevents power-on and -off anomalies related to input voltage deviations.

7.3.3 Precision Enable

The EN pin of the LM27402 allows the output to be toggled on and off and is a precision analog input. When the EN voltage exceeds 1.17 V, the controller initiates the soft-start sequence as long as the input voltage and subregulated voltage have exceeded their UVLO thresholds of 2.9 V. The EN pin has an absolute maximum voltage rating of 6.0 V and should not exceed the voltage on VDD. There is an internal 2 μ A pullup current source connected to the EN pin. If EN is open, the LM27402 turns on automatically if VIN and VDD exceed 2.9 V. If the EN voltage is held below 0.8 V, the LM27402 enters a deep shutdown state where the internal bias circuitry is off. The quiescent current is approximately 35 μ A in deep shutdown. The EN pin has 100 mV of hysteresis to reject noise and allow the pin to be resistively coupled to the input voltage or sequenced with other rails.

7.3.4 Soft-Start and Voltage Tracking

When the EN pin exceeds 1.17 V and both VIN and VDD exceed their UVLO thresholds, the LM27402 begins charging the output linearly to the voltage level dictated by the feedback resistor network. The soft-start time is set by connecting a capacitor from SS/TRACK to GND. After EN exceeds 1.17 V, an internal 3-µA current source begins to linearly charge the soft-start capacitor. Soft-start allows the user to limit inrush currents related to high output capacitance and output slew rate. If a soft-start capacitor is not used, the LM27402 defaults to a digitally-controlled star-tup time of 1.28 ms. The SS/TRACK pin can also be used to ratiometrically or coincidentally track an external voltage source. See the Setting the Soft-Start Time and Tracking sections for more information.

7.3.5 Output Voltage Setpoint and Accuracy

The reference voltage seen at the FB pin is set at 0.6 V, and a feedback system accuracy of ±1% over the full junction temperature range is met. Junction temperature range for the LM27402 is -40°C to +125°C. While somewhat dependent on frequency and load current levels, the LM27402 is generally capable of providing output voltages in the range of 0.6 V to a maximum of greater than 90% VIN. The dc output voltage during normal operation is set by the feedback resistor network connected to VOUT.



Feature Description (continued)

7.3.6 Voltage-Mode Control

The LM27402 incorporates a voltage-mode control loop implementation with input voltage feedforward to eliminate the input voltage dependence of the PWM modulator gain. This configuration allows the controller to maintain stability throughout the entire input voltage operating range and provides for optimal response to input voltage transient disturbances. The constant gain provided by the controller greatly simplifies feedback loop design because loop characteristics remain constant as the input voltage changes, unlike a buck converter without voltage feedforward. An increase in input voltage is matched by a concomitant increase in ramp voltage amplitude to maintain constant modulator gain. The input voltage feedforward gain, k_{FF}, is 1/7, equivalent to the ramp amplitude divided by the input voltage, V_{RAMP}/V_{IN}. See the *Control Loop Compensation* section for more detail.

7.3.7 Power Good




Figure 21. Power Good Behavior

The PGOOD flag of the LM27402 is used to signal when the output is out of regulation or during nonregulated pre-biased conditions. This means that current limit, UVLO, overvoltage threshold, undervoltage threshold, or a non-regulated output will cause the PGOOD pin to pull low. To prevent glitches to PGOOD, a 20-µs deglitch filter is built into the LM27402. Figure 21 illustrates when the PGOOD flag is asserted low.

7.3.8 Inductor-DCR-Based Overcurrent Protection

The LM27402 exploits the filter inductor DCR (DC resistance) to detect overcurrent events. This technique enables lossless and continuous monitoring of the output current using an RC sense network in parallel with the inductor. DCR current sensing allows the system designer to use inductors specified with tight tolerance DCRs to improve the current limit setpoint accuracy. A DC current limit setpoint accuracy within the range of 10% to 20% is achieved using inductors with low DCR tolerances.



Feature Description (continued)

7.3.9 Current Sensing

As mentioned, the LM27402 implements a lossless inductor DCR lossless current sense scheme designed to provide both accurate overload (current limit) and short-circuit protection. Figure 22 shows the popular inductor DCR current sense method. Figure 23 shows an implementation with current shunt resistor, $R_{\rm ISNS}$.

Components R_S and C_S in Figure 22 create a low-pass filter across the inductor to enable differential sensing of the inductor DCR voltage drop. When R_SC_S is equal to L/R_{DCR} , the voltage developed across the sense capacitor, C_S , is a replica of the voltage waveform of the inductor DCR. Choose the capacitance of C_S greater than 0.1 μF to maintain low impedance of the sense network, thus reducing the susceptibility of noise pickup from the switch node.




Figure 22. Current Sensing Using Inductor DCR

Figure 23. Current Sensing Using Shunt Resistor

Note that the inductor DCR is shown schematically as a discrete element in Figure 22. With power inductors selected to provide lowest possible DCR to minimize power losses, the typical DCR ranges from 0.4 m Ω to 4 m Ω . Then, given a load current of 25 A, the voltage presented across the CS+ and CS- pins ranges between 10 mV and 100 mV.

A current sense (or current shunt) resistor in series with the inductor can also be implemented at lower output current levels to provide accurate overcurrent protection, see Figure 23. Burdened by the unavoidable efficiency penalty and/or additional cost implications, this configuration is not usually implemented in high-current applications (except where OCP setpoint accuracy and stability over the operating temperature range are critical specifications).

7.3.10 Power MOSFET Gate Drivers

The LM27402 gate driver impedances are low enough to perform effectively in high output current applications where large die-size or paralleled MOSFETs with correspondingly large gate charge, Q_G , are used. Measured at V_{VDD} = 4.7 V, the LM27402's low-side driver has a low impedance pulldown path of 1 Ω to minimize the effect of dv/dt induced turn-on, particularly with low gate-threshold voltage MOSFETs. Similarly, the high-side driver has 1.7- Ω and 1.2- Ω pull-up and pulldown impedances, respectively, for faster switching transition times, lower switching loss, and greater efficiency.

Furthermore, there is a proprietary adaptive deadtime control on both switching edges to prevent shoot-through and cross-conduction, minimize body diode conduction time, and reduce body diode reverse recovery related losses. The LM27402 is fully compatible with discrete NexFET™ Power Block MOSFETs from TI.

7.3.11 Pre-Bias Start-up

In certain applications, the output may acquire a pre-bias voltage before the LM27402 is powered on or enabled. Pre-biased conditions are managed by preventing switching until the soft-start (SS/TRACK) voltage exceeds the feedback (FB) voltage. When $V_{SS/TRACK}$ exceeds V_{FB} , the LM27402 begins to switch synchronously and regulate the output voltage.




Figure 24. Pre-Bias Start-up

Prohibiting switching during a pre-biased start-up condition prevents the output from forcing parasitic paths in the system application to conduct excessive current. The LM27402 does not switch if the output is pre-biased to a voltage higher than the nominally-set output voltage.

7.4 Device Functional Modes

7.4.1 Fault Conditions

Overcurrent, overtemperature, output undervoltage, and overvoltage protection features are included in the LM27402.

7.4.1.1 Thermal Protection

Internal thermal shutdown is provided to protect the controller in the event that the maximum junction temperature of approximately 165°C has been exceeded. Both the high-side and low-side power MOSFETs are turned off during this condition. During a thermal fault condition, PGOOD is held at logic zero.

7.4.1.2 Current Limit

The LM27402 may enter two states when a current limit event is detected. If a current limit condition has occurred, the high-side power MOSFET is immediately turned off until the next switching cycle. This is considered the first current limit state and provides an immediate response to any current limit event. During the first state, an internal counter begins to record the number of overcurrent events. The counter is reset if 32 consecutive switching cycles occur with no current limit events detected. If five overcurrent events are detected within 32 switching cycles, the LM27402 then enters into a hiccup mode state. During hiccup mode, the LM27402 enters shutdown for 1.28 ms and then attempt to restart again. When transitioning into hiccup mode, the high-side MOSFET is turned off and the low-side MOSFET is turned on. As the inductor current reaches zero subsequent to the overcurrent event, the low-side MOSFET is turned off and the switch-node becomes high impedance to prepare for the next start-up sequence. The soft-start capacitor is discharged through an internal pulldown FET to reinitialize the start-up sequence. To illustrate how the LM27402 behaves during current limit faults, an overcurrent scenario is illustrated in Figure 25.



Device Functional Modes (continued)




Figure 25. Current Limit Timing Diagram

In the example shown in Figure 25, the LM27402 immediately turns off the high-side MOSFET when an overcurrent event is detected. After the third overcurrent event is detected, 24 switching cycles occur before the fourth overcurrent pulse is detected. Because the current limit logic does not count 32 switching cycles between two overcurrent events, the internal current limit counter is not reset and continues counting until the LM27402 enters hiccup mode. The soft-start capacitor is then discharged to initialize start-up and a wait period of 1.28 ms occurs.

7.4.1.3 Negative Current Limit

To prevent excess negative current, the LM27402 implements a negative current limit through the low-side MOSFET. Negative current limit is only enabled when an output overvoltage event is detected. Should such an overvoltage fault occur, the low-side MOSFET turns off if the SW voltage exceeds a positive 100 mV during the low-side MOSFET conduction time, thereby protecting the power stage from excessive negative current.

7.4.1.4 Undervoltage Threshold (UVT)

The FB pin is also monitored for an output voltage excursion below the nominal level. However, if the UVT comparator is tripped, no action occurs on the normal switching cycles. The UVT signal is used solely as a valid condition for the Power Good flag to transition low. When the FB voltage exceeds 94% of the reference voltage, the Power Good flag transitions high. Conversely, the Power Good flag transitions low when the FB voltage is less than 91% of the reference.

7.4.1.5 Overvoltage Threshold (OVT)

When the FB voltage exceeds 117% of the reference voltage, the Power Good flag transitions low after a 20-µs deglitch. The control loop attempts to bring the output voltage back to the nominal setpoint. Conversely, when the FB voltage goes below 115% of the reference, the Power Good flag is allowed to transition high. Negative current-limit detection is activated when the regulator is in an OV condition. See the *Negative Current Limit* section for more details.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Converter Design

As with any DC/Dc converter, numerous tradeoffs are required to optimize the design for efficiency, size, or performance. Such tradeoffs are highlighted throughout the following discussion. To facilitate component selection, the circuit shown in Figure 26 may be used as a reference. Unless otherwise indicated, all formulae assume units of Amps (A) for current, Farads (F) for capacitance, Henries (H) for inductance and Volts (V) for voltage.

Figure 26 shows R_F and C_F acting as an RC filter to the VIN pin of the LM27402. The filter is used to attenuate voltage ripple that may exist on the input rail particularly during high output currents. The recommended values of R_F and C_F are 2.2 Ω and 1 μF , respectively. There is a practical limit to the size of R_F as it can cause a large voltage drop if large operating bias currents are present. The VIN pin of the LM27402 must not exceed 150 mV difference from the input voltage rail (V_{IN}).

Equation 1 is used to calculate for any buck converter is duty ratio:

$$D = \frac{V_{OUT}}{V_{IN}} \times \frac{1}{\eta}$$
 (1)

Due to the resistive powertrain losses, the duty ratio will increase based on the overall efficiency, η . Calculation of η can be found in the *Power Loss and Efficiency Calculations* section of this data sheet.




Figure 26. Typical Application Circuit



8.1.2 Inductor Selection (L)

The inductor value is determined based on the operating frequency, load current, ripple current, and duty ratio. The selected inductor must have a saturation current rating greater than the peak current limit of the LM27402. To optimize the performance, the inductance is typically selected such that the ripple current, ΔI_L , is between 20% and 40% of the rated output current. Figure 27 illustrates the switch voltage and inductor ripple current waveforms. Once the nominal input voltage, output voltage, operating frequency, and desired ripple current are known, the minimum inductance value can be calculated by Equation 2:

$$L_{MIN} = \frac{(V_{IN} - V_{OUT}) \times D}{\Delta I_L \times f_{SW}}$$
(2)




Figure 27. Switch Voltage and Inductor Current Waveforms

The peak inductor current at maximum load, I_{OUT} + ΔI_{L} / 2, should be kept adequately below the peak current limit setpoint of the device.

8.1.3 Output Capacitor Selection (COUT)

The output capacitor, C_{OUT} , filters the inductor ripple current and provides a source of charge for transient load events. A wide range of output capacitors may be used with the LM27402 that provide excellent performance, including ceramic, tantalum, or electrolytic type chemistries. Typically, ceramic capacitors provide extremely low ESR to reduce the output ripple voltage and noise spikes, while tantalum and electrolytic capacitors provide a large bulk capacitance in a small size for transient loading events. When selecting the output capacitance, the two performance characteristics to consider are output voltage ripple and transient response. The output voltage ripple is approximated by Equation 3:

$$\Delta V_{OUT} = \Delta I_L x \sqrt{R_{ESR}^2 + \left(\frac{1}{8 x f_{SW} x C_{OUT}}\right)^2}$$
(3)

where ΔV_{OUT} is the amount of peak-to-peak voltage ripple at the power supply output, R_{ESR} is the equivalent series resistance of the output capacitor, f_{SW} is the switching frequency, and C_{OUT} is the output capacitance used in the design. The tolerable output ripple amplitude is application specific; however a general recommendation is to keep the output ripple less than 1% of the rated output voltage. Note that ceramic capacitors are sometimes preferred because they have very low ESR; however, depending on package and voltage rating of the capacitor, the effective in-circuit capacitance can drop significantly with applied voltage and operating temperature.



The output capacitor also affects the output voltage deviation during a load current transient. The peak output voltage deviation is dependent on many factors such as output capacitance, output capacitor ESR, filter inductance, control loop bandwidth, powertrain parasitics, and so on. Given sufficient control loop bandwidth, a good approximation of the output voltage deviation is seen in Equation 4:

$$\Delta V_{TR} = \frac{L \times \Delta I_0^2}{2 \times C_{OUT} \times V_L} + \frac{R_{ESR}^2 \times C_{OUT} \times V_L}{2 \times L}$$
(4)

 ΔV_{TR} is the transient output voltage deviation, ΔI_{OUT} is the load current step change and L is the filter inductance. V_L is the minimum inductor voltage, which is duty ratio dependent.

$$V_1 = V_{OUT}$$
, if $D \le 0.5$,

$$V_L = V_{IN} - V_{OUT}$$
, if $D > 0.5$

For a desired ΔV_{TR} , a minimum output capacitance is found by Equation 5:

$$C_{OUT} \ge \frac{L \times \Delta I_{OUT}^{2}}{\Delta V_{TR} \times V_{L}} \times \frac{1}{1 + \sqrt{1 - \left(\frac{R_{ESR} \times \Delta I_{OUT}}{\Delta V_{TR}}\right)^{2}}}$$
(5)

8.1.4 Input Capacitor Selection (C_{IN})

Input capacitors are necessary to limit the input ripple voltage while supplying much of the switch current during the high-side MOSFET on-time. It is generally recommended to use ceramic capacitors at the input as they provide both a low impedance and a high RMS current rating. It is important to choose a stable dielectric for the ceramic capacitor such as X5R or X7R. A quality dielectric provides better temperature performance and also avoids the DC voltage derating inherent with Y5V capacitors. Place the input capacitor as close as possible to the drain of the high-side MOSFET and the source of the low-side MOSFET. Non-ceramic input capacitors must be selected for RMS current rating, minimum ripple voltage, and to provide damping. A good approximation for the required ripple current rating is given by the relationship of Equation 6:

$$I_{CIN_RMS} \approx I_{OUT} \times \sqrt{D \times (1 - D)}$$
(6)

The highest requirement for RMS current rating occurs for D = 0.5. When D = 0.5, the RMS ripple current rating of the input capacitor must be greater than half the output current. Low ESR ceramic capacitors can be placed in parallel with higher valued bulk capacitors to provide optimized input filtering for the regulator. The input voltage ripple is calculated using Equation 7:

$$\Delta V_{IN} = \frac{I_{OUT} \times D \times (1 - D)}{C_{IN} \times f_{SW}} + \left(I_{OUT} + \frac{\Delta I_L}{2}\right) \times R_{ESR_CIN}$$
(7)

The minimum amount of input capacitance as a function of desired input voltage ripple is estimated using Equation 8:

$$C_{\text{IN}} \ge \frac{I_{\text{OUT}} \times D \times (1 - D)}{\left(\Delta V_{\text{IN}} - \left(I_{\text{OUT}} + \frac{\Delta I_{\text{L}}}{2}\right) \times R_{\text{ESR_CIN}}\right) \times f_{\text{SW}}}$$
(8)

8.1.5 Using Precision Enable

If enable (EN) is not controlled directly, the LM27402 can be pre-programmed to turn on at an input voltage higher than the UVLO voltage. This is done with an external resistor divider from VIN to EN and EN to GND as shown in Figure 28.






Figure 28. Enable Sequencing

The resistor values of R_A and R_B are relatively sized to allow the EN pin to reach the precision enable threshold voltage at the appropriate input supply voltage. With the enable current source considered, the equation to solve for R_A is Equation 9:

$$R_{A} = \frac{R_{B}(V_{IN} - 1.17V)}{1.17V - I_{EN} \times R_{B}}$$
(9)

where R_A is the resistor from VIN to EN, R_B is the resistor from EN to GND, I_{EN} is the internal enable pull-up current (2 μ A) and 1.17 V is the fixed precision enable threshold voltage. Typical values for R_B range from 10 $k\Omega$ to 100 $k\Omega$.

8.1.6 Setting the Soft-Start Time

Adding a soft-start capacitor reduces inrush currents and provides a monotonic start-up. The soft-start capacitance is calculated by Equation 10:

$$C_{SS} = \frac{t_{SS} \times l_{SS}}{0.6V} \tag{10}$$

As shown, the C_{SS} capacitance is set by the desired soft-start time t_{ss} , the soft-start current I_{ss} (3 μ A) and the nominal feedback (FB) voltage level of 0.6 V. If V_{VIN} and V_{VDD} are above their UVLO voltage levels (2.9 V) and EN is above the precision enable threshold (1.17 V), the soft-start sequence begins. The LM27402 defaults to a minimum start-up time of 1.28 ms when a soft-start capacitor is not connected. In other words, the LM27402 will not start-up faster than 1.28 ms. The soft-start capacitor is discharged when enable is cycled, during UVLO, OTP, or when the LM27402 enters hiccup mode from an overcurrent event.

There is a delay between EN transitioning above 1.17 V and the beginning of the soft-start sequence. The delay allows the LM27402 to initialize its internal circuitry. Once the output has charged to 94% of the nominal output voltage and SS/TRACK has exceeded 564 mV, the PGOOD indicator transitions high as illustrated in Figure 29.




Figure 29. Soft-Start Timing



8.1.7 Tracking

The SS/TRACK pin also functions as a tracking pin when external power supply tracking is needed. Tracking is achieved by simply dividing down the external supply voltage with a simple resistor network shown in Figure 30. With the correct resistor divider configuration, the LM27402 can track an external voltage source to obtain a coincident or ratiometric start-up behavior.




Figure 30. Tracking an External Power Supply

Because the soft-start charging current I_{SS} is sourced from the SS/TRACK pin, the size of R_2 must be less than 10 k Ω to minimize errors in the tracking output. Once a value for R_2 is selected, calculate the value for R_1 using the appropriate equation in Figure 31 to give the desired start-up sequence. Figure 31 shows two common start-up sequences; the upper waveform shows a coincidental start-up while the lower waveform illustrates a ratiometric start-up. A coincidental configuration provides a robust start-up sequence for certain applications because it avoids turning on any parasitic conduction paths that may exist between loads. A ratiometric configuration is preferred in applications where both supplies need to be at the final steady-state voltage at the same time.




Figure 31. Tracking Start-up Sequences

Similar to the soft-start function, the fastest possible startup time is 1.28 ms regardless of the rise time of the tracking voltage. When using the track feature, the final voltage seen by the SS/TRACK pin should exceed 0.8 V to provide sufficient overdrive and transient immunity.



8.1.8 Setting the Switching Frequency

There are two options for setting the switching frequency of the LM27402. The frequency is adjusted by an external resistor from FADJ to GND, or the user can synchronize the LM27402 to an external clock signal using SYNC. The LM27402 only synchronizes to frequencies above the frequency set by the R_{FADJ} resistor. The clock signal must range from less than 0.8 V to greater than 2.0 V to ensure proper operation. If the clock signal ceases, the switching frequency reduces to the free-running frequency set by the FADJ resistor. The frequency range is 200 kHz to 1.2 MHz. The sync-in clock can synchronize at a maximum of 400 kHz above the frequency set by the resistor. To find the resistance needed for a given frequency, use the following equation: (f_{SW} (kHz), R_{FADJ} (k Ω))

$$R_{\text{FADJ}} = \frac{100}{\frac{f_{\text{SW}}}{100}} - 1 - 5 \tag{11}$$

8.1.9 Setting the Current Limit Threshold

As mentioned in the *Current Sensing* section, the LM27402 exploits the filter inductor DCR to detect overcurrent events. If desired, the user can employ inductors with low tolerance DCR to increase the accuracy of the current limit threshold. The most common circuit arrangement for sensing the inductor DCR voltage is shown in Figure 32.




Figure 32. Inductor DCR Current Sensing Circuit

The most accurate sensing of the differential voltage across the inductor DCR is achieved by matching the time constant of the R_sC_s sense filter with the inductor's L/R_{DCR} time constant. If the time constants are matched, the voltage across the capacitor follows the voltage across the DCR. A typical range of capacitance used in the R_sC_s network is 100 nF to 1 μ F. The equation to match the time constants is:

$$R_{S}C_{S} = \frac{L}{R_{DCR}}$$
 (12)

Adjust the current limit threshold to any level with a single resistor from the current limit comparator to the output voltage pin. Use the circuit in Figure 33 to set the current limit.




Figure 33. Adjusting the Current Limit Setpoint



Because the voltage across the inductor DCR follows the current through the inductor, the device trips at the peak of the inductor current. Capacitor C_{SBY} shown in Figure 33 filters the input to the current sense comparator. A working range for this capacitance is 47 pF to 100 pF. The equation to set the resistor value of R_{SET} is:

$$R_{SET} = \frac{I_{LIMIT} R_{DCR}}{I_{CS}}$$
(13)

 I_{LIMIT} is the desired current limit level, R_{DCR} is the rated DC resistance of the inductor and I_{cs} is the 10 μ A current source flowing out of the CS- pin. To aid in high frequency common-mode rejection, a series resistor, R_{CS} , of same resistance as R_{SFT} , is optionally added to the CS+ signal path.

The internal current source I_{CS_-} is powered from the input voltage rail, V_{IN} . The minimum voltage required to drive that current source is 1 V from V_{IN} to V_{OUT} . If a low-dropout condition occurs where $V_{IN} - V_{OUT} < 1$ V, the LM27402 may prematurely initiate hiccup mode. There are multiple options to avoid this situation. The first option is to enable the LM27402 after the input voltage has risen 1 V above the nominal output voltage as seen in Figure 28. The second option is to lower the comparator common-mode voltage shown in Figure 34 such that the I_{CS_-} current source has enough headroom voltage.




Figure 34. Common Mode Voltage Resistor Divider Network

Refer to AN-2060 LM27402 Current Limit Application Circuits (SNVA441) for design guidelines to adjust the common-mode voltage of the current sense comparator.

8.1.10 Control Loop Compensation

The LM27402 voltage mode control system incorporates input voltage feedforward to eliminate the input voltage dependence of the PWM modulator gain. Input voltage feedforward is essential for stability across the entire input voltage range and makes it easier for the designer to select the compensation and power train components. The following describes how to set the output voltage and obtain the open-loop transfer function.

During steady state operation, the DC output voltage is set by the feedback resistor network between V_{OUT} , FB and GND. The FB voltage is nominally 0.6 V \pm 1%. The equation describing the output voltage is:

$$V_{OUT} = \frac{R_{FB1} + R_{FB2}}{R_{FB2}} 0.6V \tag{14}$$

A good starting value for R_{FB1} is 20 k Ω . If an output voltage of 0.6 V is required, R_{FB2} must not be used.

There are three main blocks of a voltage-mode buck switcher that the power supply designer needs to consider when designing the control system: power train, PWM modulator, and compensator. A diagram representing the control loop is shown in Figure 35.






Figure 35. Control Loop Schematic Diagram

The power train consists of the filter inductor (L) with DCR (R_{DCR}), output capacitor (C_{OUT}) with ESR (effective series resistance R_{ESR}), and effective load resistance (R_O). The error amplifier (EA) regulates the feedback (FB) voltage to 0.6V. The passive compensation components around the error amplifier establish system stability. Type-III compensation is shown in Figure 35. The PWM modulator establishes the duty cycle command by comparing the error amplifier output (COMP) with an internally generated ramp set at the switching frequency.

The modulator gain, power train and compensator transfer functions must be taken into consideration when obtaining the total open-loop transfer function. The PWM modulator adds a DC gain component to the open-loop transfer function. In a basic voltage-mode system, the PWM gain varies with input voltage. However the LM27402 internal voltage feedforward circuitry maintains a constant PWM gain of 7:

$$G_{PWM} = \frac{1}{k_{FF}} = 7 \tag{15}$$

The power train transfer function includes the filter inductor and its DCR, output capacitor with ESR, and load resistance. The inductor and capacitor create two complex poles at a frequency described by:

$$f_{LC} = \frac{1}{2\pi} \sqrt{\frac{R_O + R_{DCR}}{LC_{OUT}(R_O + R_{ESR})}}$$
(16)

A left half plane zero is created by the output capacitor ESR located at a frequency described by:

$$f_{ESR} = \frac{1}{2\pi C_{OUT} R_{ESR}}$$
 (17)

The complete power train transfer function is:

$$G_{P}(s) = \frac{1 + \frac{s}{2\pi f_{ESR}}}{1 + \frac{s}{Q_{O}2\pi f_{LC}} + \left(\frac{s}{2\pi f_{LC}}\right)^{2}}$$
(18)

Figure 36 shows the bode plot of the above transfer function.






Figure 36. Powertrain Bode Plot

The complex poles (f_{LC}) created by the filter inductor and output capacitor cause a 180° phase shift as seen in Figure 36. The phase is boosted back up to -90° by virtue of the output capacitor ESR zero. The phase shift caused by the complex poles must be compensated to stabilize the loop response. The compensation network shown around the error amplifier in Figure 35 creates two poles, two zeros and a pole at the origin. Placing these poles and zeros at the correct frequencies optimizes the loop response. The compensator transfer function is:

$$G_{EA}(s) = K_{m} \frac{\left(\frac{2\pi f_{Z1}}{s} + 1\right) \left(\frac{s}{2\pi f_{Z2}} + 1\right)}{\left(\frac{s}{2\pi f_{P1}} + 1\right) \left(\frac{s}{2\pi f_{P2}} + 1\right)}$$
(19)

The pole located at the origin provides high DC gain to maximize DC load regulation performance. The other two poles and two zeros are strategically located to stabilize the voltage-mode loop depending on the power stage complex poles and damping characteristic, Q. Figure 37 illustrates a typical compensation transfer function.




Figure 37. Type-III Compensation Network Bode Plot

 K_{m} is the mid-band gain of the compensator and is estimated by:

$$K_{m} = \frac{f_{C} k_{FF}}{f_{LC}} \tag{20}$$



 f_C is the desired crossover frequency and is normally selected between one tenth and one fifth of the switching frequency, f_{SW} . The next set of equations show pole and zero locations expressed in terms of the components in the compensator feedback loop.

$$f_{Z1} = \frac{1}{2\pi R_{C1}C_{C1}} \qquad f_{Z2} = \frac{1}{2\pi (R_{C2} + R_{FB1})C_{C3}}$$

$$f_{P1} = \frac{1}{2\pi R_{C2}C_{C3}} \qquad f_{P2} = \frac{C_{C1} + C_{C2}}{2\pi R_{C1}C_{C1}C_{C2}} \qquad K_m = \frac{R_{C1}}{R_{FB1}}$$
(21)

Depending on Q, the complex double pole causes an increase in gain at the LC resonant frequency and a precipitous drop in phase. To compensate for the phase drop, it is common practice to place both compensator zeros created by the Type-III compensation network at or slightly below the LC double pole frequency. The other two poles are located beyond this point. One pole is located at the zero caused by the output capacitor ESR and the other pole is placed at half the switching frequency to roll off the higher frequency response.

$$f_{Z1} = f_{Z2} = f_{LC}$$

$$f_{P1} = f_{ESR}$$

$$f_{P2} = \frac{f_{SW}}{2}$$
(22)

Conservative values for the compensation components are found by using the following equations.

$$\begin{split} R_{C1} &= R_{FB1} K_m \\ C_{C1} &= \frac{1}{2\pi f_{LC} R_{C1}} \\ R_{C2} &= \frac{R_{FB1} f_{LC}}{f_{ESR} f_{LC}} \\ C_{C3} &= \frac{1}{2\pi f_{ESR} R_{C2}} \\ C_{C2} &= \frac{C_{C1}}{\pi f_{SW} R_{C1} C_{C1} - 1} \end{split}$$

Once the compensation components are fixed, create a Bode plot of the loop response using all three transfer




Figure 38. Loop Response



It is important to always verify the stability by either observing the load transient response or by using a network analyzer. A phase margin between 45° and 70° is usually desired for voltage-mode controlled systems. Excessive phase margin causes slow system response to load transients whereas low phase margin is indicated by an oscillatory load transient response. If the peak voltage deviation is larger than desired, increase $f_{\mathbb{C}}$ and recalculate the compensation components. If this amounts to a reduction in phase margin, the remaining option is to increase output capacitance.

8.1.11 MOSFET Gate Drivers

To drive large power MOSFETs with high gate charge, the LM27402 includes low impedance high-side and low-side gate drivers that source and sink high current for fast transition times and increased efficiency. The high-side gate driver is powered from a bootstrap circuit, whereas the low-side driver is powered by the VDD rail as shown in Figure 39.




Figure 39. High-Side and Low-Side MOSFET Gate Drivers

The circuit in Figure 39 effectively supplies close to the VDD voltage (4.5 V) between the gate and the source of the high-side MOSFET during the on time. Use a Schottky diode for D_{BOOT} with sufficient reverse voltage rating and continuous current rating. The average current through the boot diode depends on the gate charge of the high-side MOSFET and the switching frequency. It is calculated using Equation 24.

$$I_{DBOOT} = f_{SW}Q_{GHS}$$
(24)

 I_{DBOOT} is the average current through the D_{BOOT} diode, f_{SW} is the switching frequency and Q_{GHS} is the gate charge of the high-side MOSFET. If the input voltage is below 5.5 V, it is recommended to connect VDD to the input supply of the LM27402 through a 1- Ω resistor as shown in Figure 40. This increases the gate voltage amplitude of both the low-side and high-side MOSFETs, thus reducing $R_{DS(on)}$.






Figure 40. Tie V_{DD} to V_{IN} when $VIN \le 5.5V$

8.1.12 Power Loss and Efficiency Calculations

The overall efficiency of a buck regulator is simply the ratio of output power to input power. Although power losses are found in almost every component of a buck regulator, the following sections present equations detailing components with the highest relative power loss.

8.1.12.1 Power MOSFETs

Selecting the correct power MOSFET for a design is important to the overall operation of the circuit. If inappropriate MOSFETs are selected for the application, it may result in poor efficiency, high temperature issues, shoot-through and other impairments. It is important to calculate the power dissipation for each MOSFET at the maximum output current and ensure that the maximum allowable power dissipation is not exceeded. MOSFET data sheets must also specify a junction-to-ambient thermal resistance (θ_{JA}), and the temperature rise is estimated from this specification.

Both high-side and low-side MOSFETs contribute significant loss to the system relative to the other components. The high-side MOSFET contributes transition switching loss, conduction loss and gate charge loss. The low-side MOSFET also contributes conduction and gate charge loss, and the body diode of the MOSFET causes deadtime conduction loss and reverse recovery loss that must also be considered. The transition losses for the low-side MOSFET are insignificant and usually ignored.

8.1.12.2 High-Side Power MOSFET

The next set of equations are used to calculate the losses associated with the high-side MOSFET.

$$P_{CND_HS} \approx I_{OUT}^{2} \times R_{DS(ON)_HS} \times D \times 1.3$$

$$P_{SW_HS} = \frac{V_{IN} \times I_{OUT} \times f_{SW} \times (tr+tf)}{2}$$

$$P_{TOT_HS} = P_{CND_HS} + P_{SW_HS}$$
(25)

 P_{CND_HS} is the conduction loss of the high-side MOSFET during the D interval. this equation includes a self heating coefficient of 1.3 to approximate the effects of the $R_{DS(on)}$ temperature coefficient. $R_{DS(ON)_HS}$ is the drain to source resistance, I_{OUT} is the output current and D is the duty ratio. P_{SW_HS} is the switching power loss during the high-side MOSFET transition time. V_{IN} is the input voltage, f_{SW} is the switching frequency, and t_r and t_f are the rise and fall times of the switch-node voltage, respectively. P_{TOT_HS} is the total power dissipation of the high-side MOSFET.

The gate charge of the high-side MOSFET greatly affects the turn-on transition time, and therefore efficiency. Furthermore, consider the ratio of switching loss to conduction loss associated with the high-side MOSFET. If the duty ratio is small and the input voltage is high, it is beneficial to tradeoff Q_G for higher $R_{DS(on)}$ to avoid high switching losses relative to conduction losses. If the duty ratio is large and the input voltage is low, then a lower $R_{DS(on)}$ MOSFET in tandem with a higher Q_G may result in less power dissipation.



8.1.12.3 Low-Side Power MOSFET

The next set of equations are used to calculate the losses due to the low-side MOSFET.

$$\begin{aligned} &P_{CND_LS} \approx I_{OUT}^2 x \ R_{DS(ON)_LS} x \ (1\text{-}D) \ x \ 1.3 \\ &P_D = T_{deadtime} \ x \ f_{SW} \ x \ I_{OUT} x \ V_{FD} \\ &P_{RR} = \ Q_{RR} \ x \ f_{SW} \ x \ V_{IN} \\ &P_{TOT \ LS} = P_{CND \ LS} + P_D + P_{RR} \end{aligned}$$

(26)

 P_{CND_LS} is the conduction loss of the low-side MOSFET during the 1-D cycle and $R_{DS(ON)_LS}$ is its on-state resistance. P_D is the deadtime power loss due to the body diode drop of the low-side MOSFET. $T_{deadtime}$ is the total deadtime. P_{RR} is the reverse recovery charge power loss. Q_{RR} is the total reverse recovery charge typically specified in the MOSFET datasheet. P_{TOT_LS} is the total power dissipation of the low-side MOSFET.

8.1.12.4 Gate-Charge Loss

A finite amount of gate charge is required in order to switch the high-side and low-side power MOSFETs. This gate charge is continually charging the MOSFET gates during every switching cycle and appears as a constant current flowing to the controller from the input supply. The next equation describes the power loss due to the gate charge.

$$P_{QG} = V_{IN} x (Q_{GHS} + Q_{GLS}) x f_{SW}$$
(27)

 P_{QG} is the total gate charge power loss, Q_{GHS} and Q_{GLS} are the respective high-side and low-side MOSFET gate charges found in the MOSFET datasheets, V_{IN} is the input voltage, and f_{SW} is the switching frequency.

8.1.12.5 Input and Output Capacitor ESR Losses

Both the input and output capacitors are subject to steady state AC current and must be taken into consideration when calculating power losses. The next equation shown is the input capacitor ESR power loss.

$$P_{\text{IN_CAP}} = I_{\text{CIN_RMS}}^2 \times R_{\text{ESR_CIN}}$$
(28)

The input capacitor power loss equation includes the effective series resistance or R_{ESR_IN} of the input capacitor. The power loss due to the ESR of the output capacitor is:

$$P_{OUT_CAP} = \frac{\Delta I_L^2}{12} \times R_{ESR}$$
 (29)

The output capacitor power loss equation includes the peak-to-peak inductor current, ΔI_L , and the effective series resistance or R_{ESR} of the output capacitor.

8.1.12.6 Inductor Losses

The losses due to the inductor are caused primarily by its DCR. The next equation calculates the inductor DCR power loss.

$$P_{DCR} = I_{RMS}^2 x R_{DCR} x 1.2$$
(30)

P_{DCR} is the total power loss of the Inductor. A self-heating coefficient of 1.2 is included in this equation to approximate the effects of the copper temperature coefficient approximately equal to 3900ppm/°C. R_{DCR} is the inductor DC resistance.



8.1.12.7 Controller Losses

The controller loss remains constant and typically contributes a very small loss of power. The quiescent current is the main factor in terms of power loss attributed to the controller and it remains constant at 4 mA. The quiescent current power loss equation is:

$$P_{IQ} = V_{IN} \times I_{Q} \tag{31}$$

The controller I_O power loss equation includes the I_O current (4 mA) and the input voltage V_{IN}.

It is also important to calculate the power dissipated in the controller itself due to the gate charge component of current flowing from VIN to VDD. This can cause the controller to operate at an elevated temperature given the power dissipation of the LDO pass device. The next equation calculates the power dissipated by the internal LDO.

$$P_{LDO} = (V_{VIN} - 4.5) \times (Q_{GLS} + Q_{GHS}) \times f_{SW}$$
(32)

 P_{LDO} is the power dissipated in the LDO, Q_{GHS} and Q_{GLS} are the high-side and low-side MOSFET gate charges, respectively.

8.1.12.8 Overall Efficiency

After calculating the losses, the efficiency is thus calculated using:

$$\eta \quad (\%) = \frac{P_{\text{OUT}}}{P_{\text{OUT}} + P_{\text{LOSS}}} \times 100$$

$$P_{LOSS} = P_{TOT_HS} + P_{TOT_LS} + P_{QG} + P_{DCR} + P_{IN_CAP} + P_{OUT_CAP} + P_{IQ}$$

$$P_{OUT} = V_{OUT} \times I_{OUT}$$
(33)



8.2 Typical Applications

8.2.1 Example Circuit 1




Figure 41. 4.5-V to 20-V Input, 1.5-V Output at 20 A, 300-kHz Switching Frequency

8.2.1.1 Design Requirements

The schematic diagram of a 20-A buck regulator is given in Figure 41 and its BOM is listed in Table 1. In this example, the target full-load efficiency is 88% at 12-V input voltage. Output voltage is adjusted simply by changing R_{FB2} . The free-running switching frequency is set to 300 kHz by resistor R_{FADJ} . The output voltage soft-start time is 10 ms.

8.2.1.2 Detailed Design Procedure

The design procedure for an LM27402-based converter for a given application is streamlined by using the *LM27402 Quick-Start Design Tool* available as a free download, or by availing of Tl's WEBENCH® Designer online software. Such tools are complemented by the availability of the LM27402 evaluation module (EVM) design as well as numerous LM27402 reference designs populated in Tl Designs™ reference design library.

8.2.1.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the LM27402 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.



Typical Applications (continued)

The current limit setpoint in this design is set at 25 A at 25°C, based on resistor R_{SET} and the inductor DCR of 2.34 m Ω . Of course, the current limit setpoint must always be selected such that the operating current level does not exceed the saturation current specification of the chosen inductor. The component values for the DCR sense network (R_S and C_S in Figure 41) are chosen based on setting the R_SC_S product approximately equal to L/R_{DCR} , as recommended in the *Setting the Current Limit Threshold* section. The MOSFETs are chosen for both lowest conduction and switching power loss, as discussed in detail in the *Power MOSFETs* section.

Table 1. Bill of Materials

DESIGNATOR	TYPE	PARAMETERS	PART NUMBER	QTY	MANUFACTURER	
U1	IC	Synchronous Buck Voltage-Mode PWM Controller	LM27402	1	TI	
C_{BOOT}	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata	
C _{C1}	Capacitor	3.9 nF, Ceramic, X7R, 50 V, 10%	GRM188R71H392KA01D	1	Murata	
C _{C2}	Capacitor	150 pF, Ceramic, C0G, 50 V, 5%	GRM1885C1H151JA01D	1	Murata	
C _{C3}	Capacitor	820 pF, Ceramic, C0G, 50 V, 5%	GRM1885C1H821JA01D	1	Murata	
C _{VDD}	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata	
C_F	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata	
C _{IN}	Capacitor	22 μF, Ceramic, X5R, 25 V, 10%	GRM32ER61E226KE15L	5	Murata	
C _{OUT}	Capacitor	100 μF, Ceramic, X5R, 6.3 V, 20%	C1210C107M9PACTU	4	Kemet	
Cs	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata	
C _{SS}	Capacitor	47 nF, Ceramic, X7R, 16 V, 10%	GRM188R71C473KA01D	1	Murata	
C _{SBY}	Capacitor	100 pF, Ceramic, C0G, 50 V, 5%	GRM1885C1H101JA01D	1	Murata	
D _{BOOT}	Diode	Schottky Diode, Average I = 100 mA, Max Surge I = 750 mA	CMOSH-3	1	Central Semi	
D_SW	Diode	Schottky Diode, Average I = 3A, Max Surge I = 80A	CMSH3-40M	1	Central Semi	
L _{OUT}	Inductor	0.68 μH, 2.34 mΩ	IHLP5050CEERR68M06	1	Vishay	
Q_L	N-CH MOSFET	30 V, 60 A, 43.5 nC, $R_{DS(on)}$ at 4.5 V = 1.85 m Ω	Si7192DP	1	Vishay	
Q _H	N-CH MOSFET	25 V, 40 A, 13 nC, $R_{DS(on)}$ at 4.5 V = 6.2 m Ω	SiR436DP	1	Vishay	
R _{C1}	Resistor	8.06 k Ω , 1%, 0.1 W	CRCW06038k06FKEA	1	Vishay	
R _{C2}	Resistor	261 Ω, 1%, 0.1 W	CRCW0603261RFKEA	1	Vishay	
R_{FADJ}	Resistor	45.3 k Ω , 1%, 0.1 W	CRCW060345K3FKEA	1	Vishay	
R _{FB1}	Resistor	20.0 k Ω , 1%, 0.1 W	CRCW060320K0FKEA	1	Vishay	
R _{FB2}	Resistor	13.3 kΩ, 1%, 0.1 W	CRCW060320K0FKEA	1	Vishay	
R _F	Resistor	2.2 Ω, 5%, 0.1 W	CRCW06032R20JNEA	1	Vishay	
R _{PGD}	Resistor	51.1 kΩ, 5%, 0.1 W	CRCW060351K1JNEA	1	Vishay	
R _S	Resistor	1.3 kΩ, 1%, 0.1 W	CRCW06031K30FKEA	1	Vishay	
R _{SET}	Resistor	6.34 kΩ, 1%, 0.1 W	CRCW06036K34FKEA	1	Vishay	

Figure 44. 10-A to 20-A Load Transient (100 µs/div)



8.2.1.3 Application Curves




Figure 45. 0-A to 20-A Load Transient (100 µs/div)



8.2.2 Example Circuit 2




Figure 46. 5-V to 12-V Input Voltage Range, 3.3-V Output, 25-A Output Current, 300-kHz Switching Frequency

Table 2. Bill Of Materials

DESIGNATOR	TYPE	PARAMETERS	PART NUMBER	QTY	MANUFACTURER	
U1	IC	Synchronous Buck Voltage-Mode PWM Controller	LM27402	1	TI	
Своот	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata	
C _{C1}	Capacitor	1200 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H122JA01D	1	Murata	
C _{C2}	Capacitor	56 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H560JA01D	1	Murata	
C _{C3}	Capacitor	820 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H821JA01D	1	Murata	
C_{VDD}	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata	
C _F	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata	
C _{IN}	Capacitor	22 μF, Ceramic, X5R, 25 V, 10%	GRM32ER61E226KE15L	5	Murata	
C _{OUT 1}	Capacitor	100 μF, Ceramic, X5R, 6.3 V, 20%	C1210C107M9PACTU	1	Kemet	
C _{OUT2}	Capacitor	330 μF, POSCAP, 6.3 V, 20%	6TPE1330MIL	1	Sanyo	
Cs	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata	
C _{SS}	Capacitor	47000 pF, Ceramic, X7R, 16 V, 10%	GRM188R71E473KA01D	1	Murata	
C _{SBY}	Capacitor	100 pF, Ceramic, C0G, 50 V, 5%	GRM1885C1H101JA01D	1	Murata	
D _{BOOT}	Diode	Schottky Diode, Average I = 100 mA, Max Surge I = 750 mA	CMOSH-3	1	Central Semi	
D _{SW}	Diode	Schottky Diode, Average I = 3 A, Max Surge I = 80A	CMSH3-40M	1	Central Semi	
L _{OUT}	Inductor	1 μH, 0.9 mΩ	SER2010-102ML	1	Coilcraft	
Q _L	N-CH MOSFET	30 V, 60 A, 43.5 nC, $R_{DS(on)}$ at 4.5V = 1.85 m Ω	Si7192DP	1	Vishay	
Q _{H(1,2)}	N-CH MOSFET	25 V, 50 A, 20 nC, $R_{DS(on)}$ at 4.5V = 3.4 mΩ	SiR892DP	1	Vishay	
R _{C1}	Resistor	18.7 kΩ, 1%, 0.1 W	CRCW060318K7FKEA	1	Vishay	
R _{C2}	Resistor	4.75 kΩ, 1%, 0.1 W	CRCW06034K75FKEA	1	Vishay	
R _{FADJ}	Resistor	45.3 kΩ, 1%, 0.1 W	CRCW060345K3FKEA	1	Vishay	
R _{FB1}	Resistor	20.0 kΩ, 1%, 0.1 W	CRCW060320K0FKEA	1	Vishay	
R _{FB2}	Resistor	4.42 kΩ, 1%, 0.1 W	CRCW06034K42FKEA	1	Vishay	
R _F	Resistor	2.2Ω, 5%, 0.1 W	CRCW06032R20JNEA	1	Vishay	
R _{PGD}	Resistor	51.1 kΩ, 5%, 0.1 W	CRCW060351K1JNEA	1	Vishay	
R _S	Resistor	4.12 kΩ, 1%, 0.1 W	CRCW06034K12FKEA	1	Vishay	
R _{SET}	Resistor	4.53 kΩ, 1%, 0.1 W	CRCW06034K53FKEA	1	Vishay	



8.2.3 Example Circuit 3




Figure 47. 3.3-V Input voltage, 0.9-V Output Voltage, 20-A Output Current, 500-kHz Switching Frequency

Table 3. Bill Of Materials

DESIGNATOR	TYPE	PARAMETERS	PART NUMBER	QTY	MANUFACTURER
U1	IC	Synchronous Buck Voltage-Mode PWM Controller	LM27402	1	TI
C _{BOOT}	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata
C _{C1}	Capacitor	820 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H821JA01D	1	Murata
C _{C2}	Capacitor	68 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H680JA01D	1	Murata
C _{C3}	Capacitor	390 pF, Ceramic, COG, 50 V, 5%	GRM1885C1H391JA01D	1	Murata
C_{VDD}	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata
C _F	Capacitor	1 μF, Ceramic, X5R, 25 V, 10%	GRM188R61E105KA12D	1	Murata
C _{IN}	Capacitor	22 μF, Ceramic, X5R, 25 V, 10%	C2012X5R0J226M	5	TDK
C _{OUT}	Capacitor	100 μF, Ceramic, X5R, 6.3 V, 20%	JMK316BJ107ML	3	Taiyo Yuden
Cs	Capacitor	0.22 μF, Ceramic, X7R, 25 V, 10%	GRM188R71E224KA88D	1	Murata
C _{SS}	Capacitor	22000 pF, Ceramic, X7R, 16 V, 10%	GRM188R71E223KA01D	1	Murata
C _{SBY}	Capacitor	68 pF, Ceramic, C0G, 50 V, 5%	GRM1885C1H680JA01D	1	Murata
D _{BOOT}	Diode	Schottky Diode, Average I = 100 mA, Max Surge I = 750 mA	CMOSH-3	1	Central Semi
D _{SW}	Diode	Schottky Diode, Average I = 3A, Max Surge I = 80 A	CMSH3-40M	1	Central Semi
L _{OUT}	Inductor	0.33 μH, 1.4 mΩ	RL-8250-1.4-R33M	1	Renco
Q_L	N-Ch MOSFET	20 V, 100 A, 64 nC, $R_{DS(on)}$ at 4.5 V = 1.6 m Ω	BSC019N02KS	1	Infineon
Q_{H}	N-Ch MOSFET	20 V, 100 A, 40 nC, $R_{DS(on)}$ at 4.5 V = 2.1 m Ω	BSC026N02KS	1	Infineon
R _{C1}	Resistor	10.0 kΩ, 1%, 0.1 W	CRCW060310K0FKEA	1	Vishay
R _{C2}	Resistor	150Ω, 1%, 0.1 W	CRCW0603150RFKEA	1	Vishay
R_{DD}	Resistor	1Ω, 5%, 0.1 W	CRCW06031R00JNEA	1	Vishay
R_{FADJ}	Resistor	20.0 kΩ, 1%, 0.1 W	CRCW060320K0FKEA	1	Vishay
R _{FB1}	Resistor	20.0 kΩ, 1%, 0.1 W	CRCW060320K0FKEA	1	Vishay
R _{FB2}	Resistor	40.2 kΩ, 1%, 0.1 W	CRCW060340K2FKEA	1	Vishay
R _F	Resistor	2.2 Ω, 5%, 0.1 W	CRCW06032R20JNEA	1	Vishay
R _{PGD}	Resistor	51.1 kΩ, 5%, 0.1 W	CRCW060351K1JNEA	1	Vishay
R _S	Resistor	1.07 kΩ, 1%, 0.1 W	CRCW06031K07FKEA	1	Vishay
R _{SET}	Resistor	5.11 kΩ, 1%, 0. W	CRCW06035K11FKEA	1	Vishay



9 Power Supply Recommendations

The LM27402 PWM controller is designed to operate from an input voltage supply range between 3 V and 20 V. If the input supply is located more than a few inches from the LM27402-based converter, additional bulk capacitance may be required in addition to ceramic bypass capacitance. Given the negative incremental input impedance of a buck converter, a bulk electrolytic component provides damping to reduce effects of input line parasitic inductance resonating with high-Q ceramic capacitors.

10 Layout

10.1 Layout Guidelines

Careful PCB design and layout are important in a high current, fast switching circuit (with high current and voltage slew rates) to assure appropriate device operation and design robustness. As expected, certain issues must be considered before designing a PCB layout using the LM27402. The main switching loop of the power stage is denoted by 1 in Figure 48. The buck converter topology means that particularly high di/dt current will flow in loop 1, and it becomes mandatory to reduce the parasitic inductance of this loop by minimizing its effective loop area. For loop 2 however, the di/dt through inductor L_F and capacitor C_{OUT} is naturally limited by the inductor. Keeping the area of loop 2 small is not nearly as important as that of loop 1. Also important are the gate drive loops of the low-side and high-side MOSFETs, denoted by 3 and 4, respectively, in Figure 48.




Figure 48. DC/Dc Converter Ground System With Power Stage and Gate Drive Circuit Switching Loops

10.1.1 Power Stage Layout

- Input capacitor(s), output capacitor(s) and MOSFETs are the constituent components in the power stage of a
 buck regulator and are typically placed on the top side of the PCB (solder side). Leveraging any system-level
 airflow, the benefits of convective heat transfer are thus maximized. In a two-sided PCB layout, small-signal
 components are typically placed on the bottom side (component side). At least one inner plane must be
 inserted, connected to ground, in order to shield and isolate the small-signal traces from noisy power traces
 and lines.
- 2. The DC/Dc converter has several high-current loops. Minimize the area of these loops in order to suppress generated switching noise and parasitic loop inductance and optimize switching performance.
 - Loop 1: The most important loop to minimize the area of is the path from the input capacitor(s) through the high- and low-side MOSFETs, and back to the capacitor(s) through the ground connection. Connect the input capacitor(s) negative terminal close to the source of the low-side MOSFET (at ground). Similarly, connect the input capacitor(s) positive terminal close to the drain of the high-side MOSFET (at VIN). Refer to loop 1 of Figure 48.



Layout Guidelines (continued)

- Loop 2. The second important loop is the path from the low-side MOSFET through inductor and output capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative terminal of the output capacitor(s) at ground as close as possible. Refer to loop 2 of Figure 48.
- 3. The PCB trace defined as SW node, which connects to the source of the high-side (control) MOSFET, the drain of the low-side (synchronous) MOSFET and the high-voltage side of the inductor, must be short and wide. However, the SW connection is a source of injected EMI and thus must not be too large.
- 4. Follow any layout considerations of the MOSFETs as recommended by the MOSFET manufacturer, including pad geometry and solder paste stencil design.
- 5. The SW pin connects to the switch node of the power conversion stage, and it acts as the return path for the high-side gate driver. The parasitic inductance inherent to loop 1 in Figure 48 and the output capacitance (C_{OSS}) of both power MOSFETs form a resonant circuit that induces high frequency (>100 MHz) ringing on the SW node. The voltage peak of this ringing, if not controlled, can be significantly higher than the input voltage. Ensure that the peak ringing amplitude does not exceed the absolute maximum rating limit for the SW pin. In many cases, a series resistor and capacitor snubber network connected from the SW node to GND damps the ringing and decreases the peak amplitude. Provide provisions for snubber network components in the printed circuit board layout. If testing reveals that the ringing amplitude at the SW pin is excessive, then include snubber components.

10.1.2 Gate Drive Layout

The LM27402 high- and low-side gate drivers incorporate short propagation delays, adaptive deadtime control and low-impedance output stages capable of delivering large peak currents with very fast rise and fall times to facilitate rapid turn-on and turn-off transitions of the power MOSFETs. Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled.

Minimization of stray/parasitic loop inductance is key to optimizing gate drive switching performance, whether it be series gate inductance that resonates with MOSFET gate capacitance or common source inductance (common to gate and power loops) that provides a negative feedback component opposing the gate drive command, thereby increasing MOSFET switching times. The following loops are important:

- Loop 3: high-side MOSFET, Q₁. During the high-side MOSFET turn on, high current flows from the boot capacitor through the gate driver and high-side MOSFET, and back to negative terminal of the boot capacitor through the SW connection. Conversely, to turn off the high-side MOSFET, high current flows from gate of the high-side MOSFET through the gate driver and SW, and back to source of the high-side MOSFET through the SW trace. Refer to loop 3 of Figure 48.
- Loop 4: low-side MOSFET, Q₂. During the low-side MOSFET turn on, high current flows from VDD decoupling capacitor through the gate driver and low-side MOSFET, and back to negative terminal of the capacitor through ground. Conversely, to turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and GND, and back to source of the low-side MOSFET through ground. Refer to loop 4 of Figure 48.

The following circuit layout guidelines are strongly recommended when designing with high-speed MOSFET gate drive circuits.

- Connections from gate driver outputs, HG and LG, to the respective gate of the high-side or low-side MOSFET should be as short as possible to reduce series parasitic inductance. Use 0.65 mm (25 mils) or wider traces. Use via(s), if necessary, of at least 0.5 mm (20 mils) diameter along these traces. Route HG and SW gate traces as a differential pair from the LM27403 to the high-side MOSFET, taking advantage of flux cancellation.
- 2. Minimize the current loop path from the VDD and CBOOT pins through their respective capacitors as these provide the high instantaneous current to charge the MOSFET gate capacitances. Specifically, locate the bootstrap capacitor, C_{BOOT}, close to the LM27402's CBOOT and SW pins to minimize the area of loop 3 associated with the high-side driver. Similarly, locate the VDD capacitor, C_{VDD}, close to the LM27402's VDD and GND pins to minimize the area of loop 4 associated with the low-side driver.
- 3. Placing a $2-\Omega$ to $10-\Omega$ BOOT resistor in series with the BOOT capacitor slows down the high-side MOSFET turn-on transition, serving to reduce the voltage ringing and peak amplitude at the SW node at the expense of increased MOSFET turn-on power loss.



Layout Guidelines (continued)

10.1.3 Controller Layout

Components related to the analog and feedback signals, current limit setting and temperature sense are considered in the following:

- 1. In general, separate power and signal traces, and use a ground plane to provide noise shielding.
- 2. Place all sensitive analog traces and components such as COMP, FB, FADJ, and SS/TRACK away from high-voltage switching nodes such as SW, HG, LG or CBOOT. Use internal layer(s) as ground plane(s). Pay particular attention to shielding the feedback (FB) trace from power traces and components.
- 3. The upper feedback resistor can be connected directly to the output voltage sense point at the load device or the bulk capacitor at the converter side. This connections can be used for the purpose of remote sensing at the downstream load; however, care must be taken to route the trace to prevent noise coupling from noisy nets.
- 4. Connect the OCP setpoint resistor from CS- pin to VOUT and make the connections as close as possible to the LM27402. The trace from the CS- pin to the resistor must avoid coupling to a high-voltage switching node. Similar precautions apply if a resistor is tied to the CS+ pin.
- 5. Minimize the current loop from the VDD and VIN pins through their respective decoupling capacitors to the GND pin. In other words, locate these capacitors as close as possible to the LM27402.

10.1.4 Thermal Design and Layout

The useful operating temperature range of a PWM controller with integrated gate drivers and bias supply LDO regulator is greatly affected by:

- Average gate drive current requirements of the power MOSFETs
- Switching frequency
- Operating input voltage (affecting LDO voltage drop and hence its power dissipation)
- Thermal characteristics of the package and operating environment

In order for a PWM controller to be useful over a particular temperature range, the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The LM27402 controller is available in small 4-mm × 4-mm WQFN-24 (RUM) and 4.4-mm × 5-mm HTSSOP-16 (PWP) PowerPAD[™] packages to cover a range of application requirements. The thermal metrics of these packages are summarized in the *Thermal Information* section of this datasheet. For detailed information regarding the thermal information table, please refer to *IC Package Thermal Metrics*, SPRA953, application report.

Both package offers a means of removing heat from the semiconductor die through the exposed thermal pad at the base of the package. While the exposed pad of the LM27402's package is not directly connected to any leads of the package, it is thermally connected to the substrate of the device (ground). This allows a significant improvement in heat-sinking, and it becomes imperative that the PCB is designed with thermal lands, thermal vias, and a ground plane to complete the heat removal subsystem. The LM27402's exposed pad is soldered to the ground-connected copper land on the PCB directly underneath the device package, reducing the thermal resistance to a very low value.

Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solder-side ground plane(s) are vital to help dissipation. In a multi-layer PCB design, a solid ground plane is typically placed on the PCB layer below the power components. Not only does this provide a plane for the power stage currents to flow but it also represents a thermally conductive path away from the heat generating devices.

The thermal characteristics of the MOSFETs also are significant. The high-side MOSFET's drain pad is normally connected to a VIN plane for heat-sinking. The low-side MOSFET's drain pad is tied to the SW plane, but the SW plane area is purposely kept relatively small to mitigate EMI concerns.



10.2 Layout Example

Figure 49 and Figure 50 show an example PCB layout based on the LM27402 20A EVM design. For more details, please see the *LM27402 Evaluation Board User's Guide*, SNVA406.




Figure 49. LM27402 PCB Layout - Top Layer




Figure 50. LM27402 PCB Layout - Bottom Layer



11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 开发支持

11.1.2.1 使用 WEBENCH® 工具创建定制设计

单击此处,使用 LM27402 器件并借助 WEBENCH® 电源设计器创建定制设计。

- 1. 首先键入输入电压 (V_{IN}) 、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
- 2. 使用优化器拨盘优化关键参数设计,如效率、封装和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com/WEBENCH。

- WEBENCH http://www.ti.com/webench
- TI NexFET™ 电源块模块 CSD87330Q3D
- LM27402 设计工具
- TI 设计

11.2 文档支持

11.2.1 相关文档

- 《LM27402 EVM 用户指南》, SNVA406
- 《LM27402 限流应用电路》, SNVA441
- 《用于负载点稳压器且具有可调节启动电流的 6/4 位 VID 可编程电流 DAC》, SNVS822

11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。请单击右上角的提醒我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。



11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 71 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

NexFET, E2E are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



PACKAGE OPTION ADDENDUM

2-Mar-2021

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM27402MH/NOPB	ACTIVE	HTSSOP	PWP	16	92	RoHS & Green	SN	Level-1-260C-UNLIM		L27402 MH	Samples
LM27402MHX/NOPB	ACTIVE	HTSSOP	PWP	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM		L27402 MH	Samples
LM27402SQ/NOPB	ACTIVE	WQFN	RUM	16	1000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	27402S	Samples
LM27402SQX/NOPB	ACTIVE	WQFN	RUM	16	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	27402S	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

2-Mar-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM27402MHX/NOPB	HTSSOP	PWP	16	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1
LM27402SQ/NOPB	WQFN	RUM	16	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM27402SQX/NOPB	WQFN	RUM	16	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 17-Apr-2023




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
LM27402MHX/NOPB	HTSSOP	PWP	16	2500	367.0	367.0	35.0	
LM27402SQ/NOPB	WQFN	RUM	16	1000	210.0	185.0	35.0	
LM27402SQX/NOPB	WQFN	RUM	16	4500	367.0	367.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Apr-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM27402MH/NOPB	PWP	HTSSOP	16	92	495	8	2514.6	4.06

PowerPAD [™] HTSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.
- 5. Features may not be present.



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司