

# DRV8251 4.1A、具有集成电流调节的有刷直流电机驱动器

### 1 特性

- N沟道 H 桥有刷直流电机驱动器
- 4.5V 至 48V 工作电源电压范围
- 引脚对引脚、R<sub>DS(on)</sub>、电压和电流检测/调节选项 (外部分流电阻器和集成电流镜)
  - DRV8870: 6.5V 至 45V、565m Ω 分流电阻器
  - DRV8251: 4.5V 至 48V、450m Ω 分流电阻器
  - DRV8251A: 4.5V 至 48V、450mΩ 电流镜
  - DRV8231: 4.5V 至 33V、600m Ω 分流电阻器
  - DRV8231A: 4.5V 至 33V、600m Ω 电流镜
- 高输出电流能力:4.1A 峰值
- PWM 控制接口
- 支持 1.8V、3.3V 和 5V 逻辑输入
- 集成电流调节
- 低功耗睡眠模式
  - 在 V<sub>VM</sub> = 24V , T<sub>J</sub> = 25°C 时,小于 1μA
- 小型封装和外形尺寸
  - 带 PowerPAD™的 8 引脚 HSOP 封装, 4.9mm × 6.0mm
- 集成型保护特性
  - VM 欠压锁定 (UVLO)
  - 锁存过流保护 (OCP)
  - 热关断 (TSD)

### 2 应用

- 打印机。
- 扫地机器人
- 洗衣机和烘干机
- 咖啡机
- POS 打印机
- 电表
- ATM(自动柜员机)
- 呼吸机
- 外科手术设备
- 电子病床和床控制器
- 健身器

### 3 说明

DRV8251 器件是一款具有 N 沟道 H 桥、电荷泵、电 流调节和保护电路的集成电机驱动器。电荷泵通过支持 N沟道 MOSFET 半桥和 100% 占空比驱动提升效率。

DRV8251 通过比较模拟输入 VREF 和 ISEN 引脚的电 流检测采样电阻上的电压,实现电流调节功能。限制电 流的能力可以显著减小电机启动过程中和失速条件下的 大电流。


低功耗睡眠模式可通过关断大部分内部电路实现超低静 态电流消耗。内部保护功能包括电源欠压锁定、输出过 流和器件过热。

DRV8251 所属的器件系列具有引脚对引脚、可扩展 R<sub>DS(on)</sub> 和电源电压选项,可支持不同负载和电源轨, 并尽可能减少设计改动。有关本系列中器件的信息,请 参阅节 5。在 ti.com 上查看完整的有刷电机驱动器 产 品系列。

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
DRV8251DDA	HSOP (8)	4.90mm × 6.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图



### **Table of Contents**

1 特性	1	8.5 Device Functional Modes	13
2 应用		8.6 Pin Diagrams	14
		9 Application and Implementation	15
4 Revision History		9.1 Application Information	15
5 Device Comparison		9.2 Typical Application	15
6 Pin Configuration and Functions		9.3 Current Capability and Thermal Performance	23
7 Specifications		10 Power Supply Recommendations	
7.1 Absolute Maximum Ratings		10.1 Bulk Capacitance	28
7.2 ESD Ratings		11 Layout	
7.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	
7.4 Thermal Information		11.2 Layout Example	29
7.5 Electrical Characteristics	5	12 Device and Documentation Support	
7.6 Typical Characteristics		12.1 Documentation Support	30
7.7 Timing Diagrams		12.2 Receiving Notification of Documentation Updates	
8 Detailed Description		12.3 Community Resources	30
8.1 Overview		12.4 Trademarks	30
8.2 Functional Block Diagram		13 Mechanical, Packaging, and Orderable	
8.3 External Components		Information	30
8.4 Feature Description			

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2021	*	Initial Release

Product Folder Links: DRV8251



### **5 Device Comparison**

### 表 5-1. Device Comparison Table

Device name	Supply voltage (V)	$R_{DS(on)}$ (m $\Omega$ )	Current regulation	Current-sense feedback	Overcurrent protection response	Package	Pin-to-pin devices
DRV8870	6.5 to 45	565			Automatic Retry	HSOP (4.9x6)	
DRV8251	4.5 to 48	450	External Shunt	External	Latched Disable	HSOP (4.9x6)	DRV8870, DRV8251,
DRV8231	4.5 to 33	600	Resistor	Resistor Amplifier	Automatic Retry	HSOP (4.9x6) WSON (2x2)	DRV8231
DRV8251A	4.5 to 48	450			Automatic Retry	HSOP (4.9x6)	DRV8251A,
DRV8231A	4.5 to 33	600	Internal current	mirror (IPROPI)	Automatic Retry	HSOP (4.9x6) WSON (2x2)	DRV8231A, DRV8231A

# **6 Pin Configuration and Functions**




图 6-1. DDA Package 8-Pin HSOP Top View

### 表 6-1. Pin Functions

PI	N		
NAME	NO.	TYPE	DESCRIPTION
GND	1	PWR	Logic ground. Connect to board ground
IN1	3	I	Logic inputs. Controls the H-bridge output. Has internal pulldowns. See 表 8-2.
IN2	2	I	Logic inputs. Controls the H-bridge output. Has internal pulldowns. See 表 8-2.
ISEN	7	PWR	High-current ground path. If using current regulation, connect ISEN to a resistor (low-value, high-power-rating) to ground. If not using current regulation, connect ISEN directly to ground.
OUT1	6	0	H-bridge output. Connect directly to the motor or other inductive load.
OUT2	8	0	H-bridge output. Connect directly to the motor or other inductive load.
VM	5	PWR	4.5-V to 48-V power supply. Connect a 0.1-μF bypass capacitor to ground, as well as sufficient bulk capacitance, rated for the VM voltage.
VREF	4	I	Analog input. Apply a voltage between 0 to 5 V. For information on current regulation, see the $\ddagger$ 8.4.2 section.
PAD		_	Thermal pad. Connect to board ground. For good thermal dissipation, use large ground planes on multiple layers, and multiple nearby vias connecting those planes.



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Power supply pin voltage	VM	1	-0.3	50	V
Power supply transient voltage ramp	VM	1	0	2	V/µs
Logic pin voltage	INx	(	-0.3	7	V
Reference input pin voltage	VR	EF	-0.3	6	V
Output pin voltage	OU	JTx	-0.7	VM + 0.7	V
Current sense input pin voltage	ISE	EN	-0.5	1	V
Output current	ou	ITx	Internally Limited	Internally Limited	Α
Ambient temperature, T <sub>A</sub>			- 40	125	°C
Junction temperature, T <sub>J</sub>			- 40	150	°C
Storage temperature, T <sub>stg</sub>			- 65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 7.2 ESD Ratings

			VALUE	UNIT
V.===>	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±6000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±750	v

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ± 6000 V may actually have higher performance.

#### 7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

			MIN	NOM MA	X UNIT
$V_{VM}$	Power supply voltage	VM	4.5		8 V
V <sub>VREF</sub>	Reference voltage	VREF	0		5 V
V <sub>IN</sub>	Logic input voltage	INx	0	5	5 V
f <sub>PWM</sub>	PWM frequency	INx	0	20	0 kHz
I <sub>OUT</sub> (1)	Peak output current, $4.5 \le V_{VM} < 5.5 V$	OUTx	0	3	7 A
I OUT V	Peak output current, $V_{VM} \geqslant 5.5 \text{ V}$	0012	0	4	1 A
T <sub>A</sub>	Operating ambient temperature		- 40	12	5 °C
T <sub>J</sub>	Operating junction temperature		- 40	15	0 °C

<sup>(1)</sup> Power dissipation and thermal limits must be observed

#### 7.4 Thermal Information

		DRV8251	
	THERMAL METRIC(1)	DDA (HSOP)	UNIT
		8 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	40.4	°C/W

Submit Document Feedback

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ± 750 V may actually have higher performance.



	THERMAL METRIC <sup>(1)</sup>	DRV8251 DDA (HSOP)	UNIT
		8 PINS	
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	54.7	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	14.4	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	4.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.4	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	4.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 7.5 Electrical Characteristics

 $4.5~V \leqslant V_{VM} \leqslant 48~V,~-40^{\circ}C \leqslant T_{J} \leqslant 150^{\circ}C$  (unless otherwise noted). Typical values are at  $T_{J}$  = 25  $^{\circ}C$  and  $V_{VM}$  = 24  $^{\circ}V$ .

VMM   VM active mode current   VMM = 24 V, IN1 = IN2 = 1   3		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VM   VM   Active mode current   VVM   24 V, IN1 = IN2 = 1   3   4   mA   NAMAE   Turnon time   Control signal to active mode   250   μs   μs   Logic LeVEL INPUTS (INX)   VI   Input logic low voltage   1.5   V   VI   Input logic low voltage   1.5   V   VI   Input logic low current   VI   Input low	POWER SU	IPPLY (VM)				I	
Name Name (Name (	I <sub>VMQ</sub>	VM sleep mode current	V <sub>VM</sub> = 24 V, IN1 = IN2 = 0, T <sub>J</sub> = 25°C			1	μA
Select   Turnoff time   Control signal to sleep mode   0.8   1.5   ms	I <sub>VM</sub>	VM active mode current	V <sub>VM</sub> = 24 V, IN1 = IN2 = 1		3	4	mA
Description	t <sub>WAKE</sub>	Turnon time	Control signal to active mode			250	μs
VIL         Input logic low voltage         0.5         V           VIH         Input logic high voltage         1.5         V           VHYS         Input logic low current         V <sub>IN</sub> = 0 V         -1         1         µA           Input logic low current         V <sub>IN</sub> = 0 V         -1         1         µA           Input pulldown resistance         To GND         100         kΩ           DRIVER OUTPUTS (OUTX)         W         -1         100         kΩ           RDS(on)_LB         High-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           RDS(on)_LB         Low-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           VSD         Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           VSD         Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           VSD         Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           VBB         Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           VBB         Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           VBB         Input to output propa	t <sub>SLEEP</sub>	Turnoff time	Control signal to sleep mode	0.8		1.5	ms
VI <sub>IH</sub> Input logic high voltage         1.5         V           VHYS         Input hysteresis         200         mV           Input logic low current         V <sub>IN</sub> = 0 V         -1         1         µA           Illy         Input logic low current         V <sub>IN</sub> = 3.3 V         33         100         µA           RP <sub>D</sub> Input pulldown resistance         To GND         100         kΩ           DRIVER OUTPUTS (OUTX)         V         PROS(on)_HS         High-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           RDS(on)_LS         Low-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           VSD         Body diode forward voltage         IouT = 1 A         0.8         V           VSD         Body diode forward voltage         IouT = 1 A         0.8         V           V <sub>MB</sub> = 24 V, OUTx rising from 10% to g0%         220         ns           Retust         Output field time         V <sub>VM</sub> = 24 V, OUTx falling from 90% to g0%         220         ns           Rep         Input to output propagation delay         INx to OUTx         0.7         1         µs           Rep         Input dead time         20         ns	LOGIC-LEV	EL INPUTS (INx)					
$V_{HYS}$ Input hysteresis 200 mV $V_{IL}$ input logic low current $V_{IN} = 0 \text{ V}$ 1 1 μA $I_{IH}$ Input logic low current $V_{IN} = 0 \text{ V}$ 3.3 $V_{IR} = 0 \text{ Input pullodown resistance}$ To GND 100 kΩ $I_{IR}$ DRIVER OUTPUTS (OUTx)  RDS(on)_HS High-side MOSFET on resistance $V_{VM} = 24 \text{ V}$ , $I = 1 \text{ A}$ , $f_{PWM} = 25 \text{ kHz}$ 225 mΩ $I_{IR}$ RDS didded forward voltage $V_{VM} = 24 \text{ V}$ , $I = 1 \text{ A}$ , $f_{PWM} = 25 \text{ kHz}$ 225 mΩ $I_{IR}$ RDS didded forward voltage $I_{IR}$ R	V <sub>IL</sub>	Input logic low voltage				0.5	V
$I_{\rm IL}$ Input logic low current $V_{\rm IN} = 0$ V	V <sub>IH</sub>	Input logic high voltage		1.5			V
$\begin{array}{c}  _{HH} & \text{Input logic high current} & \text{V}_{\text{IN}} = 3.3 \text{ V} & 33 & 100 & \mu A \\  _{R_{\text{DD}}} & \text{Input pulldown resistance} & \text{To GND} & 100 & k \Omega \\  _{R_{\text{DD}}} & \text{Input pulldown resistance} & \text{To GND} & 100 & k \Omega \\  _{R_{\text{DS}(\text{on}]_{\text{HS}}}} & \text{High-side MOSFET on resistance} & \text{V}_{\text{VM}} = 24 \text{ V, I = 1 A, f}_{\text{PWM}} = 25 \text{ kHz} & 225 & m \Omega \\  _{R_{\text{DS}(\text{on}]_{\text{L}}}} & \text{Low-side MOSFET on resistance} & \text{V}_{\text{VM}} = 24 \text{ V, I = 1 A, f}_{\text{PWM}} = 25 \text{ kHz} & 225 & m \Omega \\  _{R_{\text{DS}}} & \text{Low-side MOSFET on resistance} & \text{V}_{\text{VM}} = 24 \text{ V, I = 1 A, f}_{\text{PWM}} = 25 \text{ kHz} & 225 & m \Omega \\  _{R_{\text{DS}}} & \text{Low-side MOSFET on resistance} & \text{V}_{\text{VM}} = 24 \text{ V, OUTx rising from 10% to} & 0.8 & \text{V} \\  _{R_{\text{LSE}}} & \text{Output rise time} & \text{V}_{\text{VM}} = 24 \text{ V, OUTx rising from 10% to} & 220 & \text{ns} \\  _{R_{\text{LSE}}} & \text{Output fall time} & \text{V}_{\text{VM}} = 24 \text{ V, OUTx falling from 90% to} & 220 & \text{ns} \\  _{R_{\text{DD}}} & \text{Input to output propagation delay} & \text{INx to OUTx} & 0.7 & 1 & \mu \text{s} \\  _{R_{\text{DD}}} & \text{Output dead time} & 200 & \text{ns} \\  _{R_{\text{DD}}} & \text{Output dead time} & 200 & \text{ns} \\  _{R_{\text{DS}}} & \text{SHUNT CURRENT SENSE AND REGULATION (ISEN, VREF)} \\  _{R_{\text{V}}} & \text{ISEN gain} & \text{VREF} = 2.5 \text{ V} & 9.6 & 10 & 10.4 & \text{V/V} \\  _{R_{\text{DOF}}} & \text{Current regulation blanking time} & 2.5 & \mu \text{s} \\  _{R_{\text{BANK}}} & \text{Current regulation blanking time} & 2.5 & \mu \text{s} \\  _{R_{\text{BANK}}} & \text{Current regulation blanking time} & 2.5 & \mu \text{s} \\  _{R_{\text{BANK}}} & \text{Current regulation blanking time} & 2.5 & \mu \text{s} \\  _{R_{\text{DOF}}} & \text{Supply undervoltage lockout (UVLO)} & \text{Supply rising} & 4.15 & 4.3 & 4.45 & \text{V} \\  _{R_{\text{DOF}}} & \text{Supply UVLO hysteresis} & \text{Rising to falling threshold} & 100 & mV \\  _{R_{\text{DOF}}} & \text{Overcurrent protection trip point} & 4.5 \leq V_{\text{VM}} < 5.5 \text{ V} & 3.7 & A \\  _{R_{\text{DOF}}} & \text{Overcurrent protection trip point} & 4.5 \leq V_{\text{VM}} < 5.5 \text{ V} & 3.7 & 3.7 & A \\  _{R_{\text{DOF}}} & \text{Overcurrent protection trip point} & 4.5 \leq V_{\text{DOF}} < $	V <sub>HYS</sub>	Input hysteresis			200		mV
RPD	I <sub>IL</sub>	Input logic low current	V <sub>IN</sub> = 0 V	-1		1	μΑ
DRIVER OUTPUTS (OUTx)           RDS(on)_HS         High-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           RDS(on)_LS         Low-side MOSFET on resistance         V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz         225         mΩ           V <sub>SD</sub> Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           V <sub>SD</sub> Body diode forward voltage         I <sub>OUT</sub> = 1 A         0.8         V           V <sub>RSE</sub> Output rise time         V <sub>VM</sub> = 24 V, OUTx rising from 10% to 90%         220         ns           V <sub>FALL</sub> Output fall time         V <sub>VM</sub> = 24 V, OUTx falling from 90% to 10%         220         ns           V <sub>FALL</sub> Output fall time         V <sub>VM</sub> = 24 V, OUTx falling from 90% to 10%         220         ns           V <sub>PD</sub> Input to output propagation delay         INx to OUTx         0.7         1 µs           D <sub>EAD</sub> Output dead time         200         ns           SHUNT CURRENT SENSE AND REGULATION (ISEN, VREF)         V         9.6         10         10.4         V/V           V <sub>OFF</sub> Current regulation off time         25         µs           V <sub>B<sub>E</sub></sub> N <sub>E</sub> Current regulation blanking time         25         µs      <	I <sub>IH</sub>	Input logic high current	V <sub>IN</sub> = 3.3 V		33	100	μΑ
$R_{DS(on)\_HS}$ High-side MOSFET on resistance $V_{VM} = 24 \text{ V}$ , I = 1 A, $f_{PWM} = 25 \text{ kHz}$ 225 mm Ω $R_{DS(on)\_LS}$ Low-side MOSFET on resistance $V_{VM} = 24 \text{ V}$ , I = 1 A, $f_{PWM} = 25 \text{ kHz}$ 225 mm Ω $V_{VD}$ Body diode forward voltage $V_{VM} = 24 \text{ V}$ , OUTx rising from 10% to $V_{VM} = 24 \text{ V}$ , OUTx rising from 10% to $V_{VM} = 24 \text{ V}$ , OUTx rising from 10% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to $V_{VM} = 24 \text{ V}$ , OUTx falling from 90% to	R <sub>PD</sub>	Input pulldown resistance	To GND		100		kΩ
$R_{DS(on)\_LS}$ Low-side MOSFET on resistance $V_{VM} = 24 \text{ V}$ , $I = 1 \text{ A}$ , $f_{PWM} = 25 \text{ kHz}$ 225 mg Ω $V_{VD}$ Body diode forward voltage $I_{OUT} = 1 \text{ A}$ 0.8 V $V_{DV} = 24 \text{ V}$ , $V_{DV} = 24 \text{ V}$	DRIVER OL	JTPUTS (OUTx)				'	
$V_{ND} = 0.8 \qquad V_{ND} \qquad 0.8 \qquad 0.8 \qquad 0.8 \qquad V_{ND} \qquad 0.8 \qquad 0$	R <sub>DS(on)_HS</sub>	High-side MOSFET on resistance	V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz		225		mΩ
trise ime  Output rise time $V_{VM} = 24 \text{ V, OUTx rising from } 10\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90\% \text{ to}$ $V_{VM} = 24 \text{ V, OUTx falling from } 90$	R <sub>DS(on)_LS</sub>	Low-side MOSFET on resistance	V <sub>VM</sub> = 24 V, I = 1 A, f <sub>PWM</sub> = 25 kHz		225		mΩ
trise the power of the power o	V <sub>SD</sub>	Body diode forward voltage	I <sub>OUT</sub> = 1 A		0.8		V
tpD Input to output propagation delay INx to OUTx 0.7 1 $\mu$ s tpDAD Output dead time 200 ns SHUNT CURRENT SENSE AND REGULATION (ISEN, VREF)  Av ISEN gain VREF = 2.5 V 9.6 10 10.4 V/V toFF Current regulation off time 25 $\mu$ s tpDANK Current regulation blanking time 2 $\mu$ s PROTECTION CIRCUITS  VuvLO Supply undervoltage lockout (UVLO) Supply rising 4.15 4.3 4.45 V Supply falling 4.05 4.2 4.35 V Supply undervoltage deglitch time 4.5 $\leq$ V <sub>VM</sub> < 5.5 V 3.7 A	t <sub>RISE</sub>	Output rise time	_		220		ns
The property of the property	t <sub>FALL</sub>	Output fall time			220		ns
SHUNT CURRENT SENSE AND REGULATION (ISEN, VREF)  A_V ISEN gain VREF = $2.5 \text{ V}$ 9.6 10 10.4 V/V $t_{OFF}$ Current regulation off time 25 $\mu_{S}$ PROTECTION CIRCUITS  VUVLO Supply undervoltage lockout (UVLO) Supply rising 4.15 4.3 4.45 V  Supply galling 4.05 4.2 4.35 V  VUVLO_HYS Supply UVLO hysteresis Rising to falling threshold 100 mV $t_{UVLO}$ Supply undervoltage deglitch time 4.5 $\leq$ V/M $\leq$ 5.5 V 3.7 A	t <sub>PD</sub>	Input to output propagation delay	INx to OUTx		0.7	1	μs
A <sub>V</sub> ISEN gain       VREF = 2.5 V       9.6       10       10.4       V/V $t_{OFF}$ Current regulation off time       25       μs $t_{BLANK}$ Current regulation blanking time       2       μs         PROTECTION CIRCUITS $V_{UVLO}$ Supply undervoltage lockout (UVLO)       Supply rising       4.15       4.3       4.45       V $V_{UVLO\_HYS}$ Supply UVLO hysteresis       Rising to falling threshold       100       mV $t_{UVLO}$ Supply undervoltage deglitch time       10       μs $t_{UVLO}$ Overcurrent protection trip point       4.5 $\leq$ $V_{VM} < 5.5 V$ 3.7       A	t <sub>DEAD</sub>	Output dead time			200		ns
topper Current regulation off time 25 $\mu_S$ to the Lank Current regulation blanking time 2 $\mu_S$ PROTECTION CIRCUITS  Vuvlo Supply undervoltage lockout (UVLO) Supply falling 4.15 4.3 4.45 V Supply falling 4.05 4.2 4.35 V Supply UVLO hysteresis Rising to falling threshold 100 mV tuvlo Supply undervoltage deglitch time 4.5 $\leq$ VvM $\leq$ 5.5 V 3.7 A	SHUNT CU	RRENT SENSE AND REGULATION (ISE	N, VREF)			'	
The Lank Current regulation blanking time 2 $\mu_{\text{SPROTECTION CIRCUITS}}$ VuvLo Supply undervoltage lockout (UVLO) Supply rising 4.15 4.3 4.45 V  Supply falling 4.05 4.2 4.35 V  VuvLo_HYS Supply UVLO hysteresis Rising to falling threshold 100 mV  TuvLo Supply undervoltage deglitch time 4.5 $\leq$ V <sub>VM</sub> $<$ 5.5 V 3.7 A	A <sub>V</sub>	ISEN gain	VREF = 2.5 V	9.6	10	10.4	V/V
PROTECTION CIRCUITS $V_{UVLO}  \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>OFF</sub>	Current regulation off time			25		μs
$V_{\text{UVLO}}  \text{Supply undervoltage lockout (UVLO)}  \frac{\text{Supply rising}}{\text{Supply falling}}  \frac{4.15}{4.05}  \frac{4.3}{4.2}  \frac{4.35}{4.35}  \text{V}$ $V_{\text{UVLO\_HYS}}  \text{Supply UVLO hysteresis}  \text{Rising to falling threshold}  \frac{100}{4.5}  \text{mV}$ $t_{\text{UVLO}}  \text{Supply undervoltage deglitch time}  \frac{10}{4.5}  \text{ps}$ $\frac{4.5 \leq V_{\text{VM}} < 5.5 \text{ V}}{4.5}  \frac{4.35}{4.2}  \frac{4.35}{4.35}  4.$	t <sub>BLANK</sub>	Current regulation blanking time			2		μs
V <sub>UVLO</sub> Supply undervoltage lockout (UVLO)     Supply falling     4.05     4.2     4.35     V       V <sub>UVLO_HYS</sub> Supply UVLO hysteresis     Rising to falling threshold     100     mV       t <sub>UVLO</sub> Supply undervoltage deglitch time     10     μs       loce     Overcurrent protection trip point     4.5 $\leq$ V <sub>VM</sub> $<$ 5.5 V     3.7     A	PROTECTION	ON CIRCUITS					
Supply Talling 4.05 4.2 4.35 V $V_{\rm UVLO\_HYS}$ Supply UVLO hysteresis Rising to falling threshold 100 mV $t_{\rm UVLO}$ Supply undervoltage deglitch time 10 µs $4.5 \le V_{\rm VM} < 5.5  \rm V$ 3.7 A	V	Supply undervoltage leakeut (LIV/LO)	Supply rising	4.15	4.3	4.45	V
$t_{UVLO}$ Supply undervoltage deglitch time 10 μs  Overcurrent protection trip point 4.5 $\leq$ V <sub>VM</sub> $<$ 5.5 V 3.7 A	V UVLO	Supply undervoltage lockout (UVLO)	Supply falling	4.05	4.2	4.35	V
Overcurrent protection trip point $4.5 \le V_{VM} < 5.5 V$ $3.7$ A	V <sub>UVLO_HYS</sub>	Supply UVLO hysteresis	Rising to falling threshold		100		mV
Overcurrent protection trip point	t <sub>UVLO</sub>	Supply undervoltage deglitch time			10		μs
Overcurrent protection trip point $V_{VM} \ge 5.5 \text{ V}$ 4.1			4.5 ≤ V <sub>VM</sub> < 5.5 V	3.7			Α
	IOCP	Overcurrent protection trip point	V <sub>VM</sub> ≥ 5.5 V	4.1			Α



 $4.5~V \le V_{VM} \le 48~V,~-40°C \le T_{J} \le 150°C$  (unless otherwise noted). Typical values are at  $T_{J}$  = 25 °C and  $V_{VM}$  = 24 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OCP_ISEN</sub>	Overcurrent protection trip point on ISEN pin			0.7		V
t <sub>OCP</sub>	Overcurrent protection deglitch time			1.5		μs
T <sub>TSD</sub>	Thermal shutdown temperature		150	175		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis			40		°C

### 7.6 Typical Characteristics




图 7-1. Sleep Current (I<sub>VMQ</sub>) vs. Supply Voltage




图 7-3. Active Current ( $I_{VM}$ ) vs. Supply Voltage ( $V_{VM}$ )




图 7-2. Sleep Current (I<sub>VMQ</sub>) vs. Junction Temperature (T<sub>J</sub>)





图 7-4. Active Current (I<sub>VM</sub>) vs. Junction Temperature (T<sub>J</sub>)

English Data Sheet: SLVSFZ6







图 7-5. High-Side  $R_{DS(on)}$  vs. VM Supply Voltage

图 7-6. High-Side  $R_{DS(on)}$  vs. Junction Temperature  $(T_J)$ 






图 7-7. Low-Side R<sub>DS(on)</sub> vs. VM Supply Voltage

图 7-8. Low-Side  $R_{DS(on)}$  vs. Junction Temperature  $(T_J)$ 





图 7-9. Current Regulation Gain (A<sub>V</sub>) vs. Reference Voltage (VREF)



# 7.7 Timing Diagrams






图 7-10. Input-to-Output Timing

Product Folder Links: DRV8251



### 8 Detailed Description


#### 8.1 Overview

The DRV8251 is an 8-pin device for driving brushed DC motors from a 4.5-V to 48-V supply rail. Two logic inputs control the H-bridge driver, which consists of four N-channel MOSFETs that have a typical  $R_{DS(on)}$  of 450 m $\Omega$  (including one high-side and one low-side FET). A single power input, VM, serves as both device power and the motor winding bias voltage. The integrated charge pump of the device boosts VM internally and fully enhances the high-side FETs. Motor speed can be controlled with pulse-width modulation at frequencies between 0 to 200 kHz. The device enters a low-power sleep mode by bringing both inputs low.

The DRV8251 also integrates current regulation using an external shunt resistor on the ISEN pin. This allows the device to limit the output current with a fixed off-time PWM chopping scheme to limit inrush and stall currents. The current regulation level can be configured during motor operation through the VREF pin to limit the load current accordingly to the system demands.

A variety of integrated protection features protect the device in the case of a system fault. These include undervoltage lockout (UVLO), overcurrent protection (OCP), and overtemperature shutdown (TSD).

### 8.2 Functional Block Diagram



### 8.3 External Components

表 8-1 lists the recommended external components for the device.

表 8-1. Recommended external components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C <sub>VM1</sub>	VM	GND	0.1-μF, low ESR ceramic capacitor, VM-rated.
C <sub>VM2</sub>	VM	GND	节 10.1, VM-rated.



### 8.4 Feature Description

#### 8.4.1 Bridge Control

The DRV8251 output consists of four N-channel MOSFETs that are designed to drive high current. These outputs are controlled by the two logic inputs IN1 and IN2 as listed in  $\frac{1}{8}$  8-2.

IN1	IN2	OUT1	OUT2	DESCRIPTION
0	0	High-Z	High-Z	Coast; H-bridge disabled to High-Z (sleep entered after 1 ms)
0	1	L	Н	Reverse (Current OUT2 → OUT1)
1	0	Н	L	Forward (Current OUT1 → OUT2)
1	1	L	L	Brake; low-side slow decay

The inputs can be set to static voltages for 100% duty cycle drive, or they can be pulse-width modulated (PWM) for variable motor speed. When using PWM, switching between driving and braking typically works best. For example, to drive a motor forward with 50% of the maximum RPM, IN1 = 1 and IN2 = 0 during the driving period, and IN1 = 1 and IN2 = 1 during the other period. Alternatively, the coast mode (IN1 = 0, IN2 = 0) for *fast current decay* is also available. 8-1 shows how the motor current flows through the H-bridge. The input pins can be powered before VM is applied.




图 8-1. H-Bridge Current Paths

When an output changes from driving high to driving low, or driving low to driving high, dead time is automatically inserted to prevent shoot-through. The  $t_{DEAD}$  time is the time in the middle when the output is High-Z. If the output pin is measured during  $t_{DEAD}$ , the voltage depends on the direction of current. If the current is leaving the pin, the voltage is a diode drop below ground. If the current is entering the pin, the voltage is a diode drop above VM. This diode is the body diode of the high-side or low-side FET.

The propagation delay time  $(t_{PD})$  is measured as the time between an input edge to output change. This time accounts for input deglitch time and other internal logic propagation delays. The input deglitch time prevents noise on the input pins from affecting the output state. Additional output slew delay timing accounts for FET turn on or turn off times  $(t_{RISE})$  and  $t_{FALL}$ .

Submit Document Feedback

8-2 below shows the timing of the inputs and outputs of the motor driver.




图 8-2. H-Bridge Timing Diagram

### 8.4.2 Current Regulation

The DRV8251 device limits the output current based on the analog input, VREF, and the resistance of an external sense resistor on the ISEN pin,  $R_{SENSE}$ , according to <math> 方程式 1:

$$I_{TRIP} = \frac{VREF}{A_V \times R_{SENSE}} = \frac{VREF}{10 \times R_{SENSE}} \tag{1}$$

By using current regulation, the device input pins can be set for 100% duty cycle, while the device switches the outputs to keep the motor current at the  $I_{TRIP}$  level. For example, if VREF = 3.3 V and a  $R_{SENSE}$  = 0.15  $\Omega$ , the DRV8251 limits motor current to 2.2 A during high torque conditions. For guidelines on selecting a sense resistor, see the #9.2.1.2.3 section.

When  $I_{TRIP}$  is reached, the device enforces slow current decay by enabling both low-side FETs, and it does this for a time of  $t_{OFF}$ .






图 8-3. Current-Regulation Time Periods

After  $t_{OFF}$  elapses, the output is re-enabled according to the two inputs, INx. The drive time ( $t_{DRIVE}$ ) until reaching another  $I_{TRIP}$  event heavily depends on the VM voltage, the back-EMF of the motor, and the inductance of the motor.

If current regulation is not required, the ISEN pin should be directly connected to the PCB ground plane. The VREF voltage must still be 0.3 V to 5 V, and larger voltages provide greater noise margin. This provides the highest-possible peak current which is up to  $I_{OCP,min}$  for a few hundred milliseconds (depending on PCB characteristics and the ambient temperature). If current exceeds  $I_{OCP,min}$ , the device may enter the fault mode due to overcurrent protection (OCP) or overtemperature shutdown (TSD).

English Data Sheet: SLVSFZ6

#### **8.4.3 Protection Circuits**

The DRV8251 device is fully protected against VM undervoltage, overcurrent, and overtemperature events.

#### 8.4.3.1 Overcurrent Protection (OCP)

If the output current exceeds the OCP threshold,  $I_{OCP}$ , for longer than  $t_{OCP}$ , the device enters fault mode and all FETs in the H-bridge are disabled. The device remains fault mode until it is reset by putting it into sleep mode with the INx pins or by removing the VM power supply.

Overcurrent conditions are detected independently on both high- and low-side FETs. This means that a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. The ISEN pin also integrates a separate overcurrent trip threshold specified by  $V_{\text{OCP\_ISEN}}$  for additional protection when the VM voltage is low or the  $R_{\text{SENSE}}$  resistance on the ISEN pin is high.

### 8.4.3.2 Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge are disabled. After the die temperature has fallen to a safe level, operation automatically resumes.

#### 8.4.3.3 VM Undervoltage Lockout (UVLO)

Whenever the voltage on the VM pin falls below the UVLO falling threshold voltage,  $V_{UVLO}$ , all circuitry in the device is disabled, the output FETS are disabled, and all internal logic is reset. Operation continues when the  $V_{VM}$  voltage rises above the UVLO rising threshold as shown in 8 8-4.




图 8-4. VM UVLO Operation

#### 8.5 Device Functional Modes

表 8-3 summarizes the DRV8251 functional modes described in this section.

表 8-3. Modes of Operation

MODE	CONDITION	H-BRIDGE	INTERNAL CIRCUITS
Active Mode	IN1 or IN2 = logic high	Operating	Operating
Low-Power Sleep Mode	IN1 = IN2 = logic low	Disabled	Disabled
Fault Mode	Any fault condition met	Disabled	See 表 8-4

#### 8.5.1 Active Mode

After the supply voltage on the VM pin has crossed the undervoltage threshold  $V_{UVLO}$ , the INx pins are in a state other than IN1 = 0 & IN2 = 0, and  $t_{WAKE}$  has elapsed, the device enters active mode. In this mode, the H-bridge, charge pump, and internal logic are active and the device is ready to receive inputs.



#### 8.5.2 Low-Power Sleep Mode

When the IN1 and IN2 pins are both low for time  $t_{SLEEP}$ , the DRV8251 device enters a low-power sleep mode. In sleep mode, the outputs remain High-Z and the device draws minimal current from the supply pin ( $l_{VMQ}$ ). If the device is powered up while all inputs are low, it immediately enters sleep mode. After any of the input pins are set high for longer than the duration of  $t_{WAKE}$ , the device becomes fully operational. 8-5 shows an example timing diagram for entering and leaving sleep mode.




图 8-5. Sleep Mode Entry and Wakeup Timing Diagram

#### 8.5.3 Fault Mode

The DRV8251 device enters a fault mode when a fault is encountered. This is utilized to protect the device and the output load. The device behavior in the fault mode is described in and depends on the fault condition. The device will leave the fault mode and re-enter the active mode when the recovery condition is met.

	• •		,	
FAULT	CONDITION	H-BRIDGE	INTERNAL CIRCUITS	RECOVERY
VM undervoltage (UVLO)	$V_{M} < V_{UVLO,falling}$	Disabled	Disabled	$V_{M} > V_{UVLO,rising}$
Overcurrent (OCP)	I <sub>OUT</sub> > I <sub>OCP</sub>	Disabled	Operating	I <sub>OUT</sub> < I <sub>OCP</sub> and device is power cycled or reset using sleep mode
Thermal Shutdown (TSD)	T <sub>J</sub> > T <sub>TSD</sub>	Disabled	Operating	T <sub>J</sub> < T <sub>TSD</sub> - T <sub>HYS</sub>

### 8.6 Pin Diagrams

### 8.6.1 Logic-Level Inputs




图 8-6. Logic-level input

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

English Data Sheet: SLVSFZ6



### 9 Application and Implementation

#### 备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The DRV8251 device is typically used to drive one brushed DC motor.

### 9.2 Typical Application

### 9.2.1 Brush DC Motor




图 9-1. Typical Connections

#### 9.2.1.1 Design Requirements

The table below lists the design parameters.

表 9-1. Design Parameters

,,				
DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE		
Motor voltage	V <sub>VM</sub>	12 V		
Average motor current	I <sub>AVG</sub>	0.8 A		
Motor inrush (startup) current	I <sub>INRUSH</sub>	2.1 A		
Motor stall current	I <sub>STALL</sub>	2.1 A		
Motor current trip point	I <sub>TRIP</sub>	1.9 A		
VREF voltage	VREF	4 V		
Sense resistance	R <sub>SENSE</sub>	0.2 Ω		
PWM frequency	f <sub>PWM</sub>	20 kHz		

### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Motor Voltage

The motor voltage to use depends on the ratings of the motor selected and the desired RPM. A higher voltage spins a brushed DC motor faster with the same PWM duty cycle applied to the power FETs. A higher voltage also increases the rate of current change through the inductive motor windings.



#### 9.2.1.2.2 Motor Current

Motors experience large currents at low speed, initial startup, and stalled rotor conditions. The large current at motor startup is sometimes called inrush current. The current regulation feature in the DRV8251 can help to limit these large currents. 图 9-4 and 图 9-5 show examples of limiting inrush current.

Alternatively, the microcontroller may limit the inrush current by ramping the PWM duty cycle during the startup time.

#### 9.2.1.2.3 Sense Resistor

For optimal performance, the sense resistor must have the following characteristics:

- Surface-mount
- · Low inductance
- · Rated for high enough power
- Placed closely to the motor driver


The power dissipated by the sense resistor equals  $(I_{AVG})^2 \times R$ . For example, if peak motor current is 3 A, average motor current is 1.5 A, and a 0.2- $\Omega$  sense resistor is used, the resistor dissipates 1.5 A<sup>2</sup> × 0.2  $\Omega$  = 0.45 W. The power quickly increases with higher current levels.

Resistors typically have a rated power within some ambient temperature range, along with a derated power curve for high ambient temperatures. When a PCB is shared with other components generating heat, the system designer should add margin. Measuring the actual sense resistor temperature in a final system is always best.


Because power resistors are larger and more expensive than standard resistors, using multiple standard resistors in parallel, between the sense node and ground, is common and distributes the current and heat dissipation.

Product Folder Links: DRV8251

#### 9.2.1.3 Application Curves







Ch 1 (Yellow) = IN1 Signal Ch 2 (Magenta) = IN2 Signal Ch 4 (Green) = OUT2 Voltage Ch 7 (Red) = Motor Current

图 9-3. Motor startup at 50% duty cycle




图 9-4. Motor startup at 100% duty cycle with current regulation




图 9-5. Motor startup at 50% duty cycle with current regulation

#### 9.2.2 Stall Detection

Some applications require stall detection to notify the microcontroller of a locked rotor condition. A stall could be caused by one of two things: unintended mechanical blockage or the load reaching an end-stop in a constrained travel path. By using current-sense amplifier (CSA) to amplify the voltage on the ISEN pin of the DRV8251, the system can implement a simple stall detection scheme. 39-6 shows an example schematic implementation.




图 9-6. Stall Detection Circuit

The principle of this stall detection scheme relies on the fact that motor current increases during stall conditions as shown in [8] 9-7. To implement stall detection, the microcontroller reads the voltage from CSA using an analog-to-digital converter (ADC) and compares it to a stall threshold set in firmware. Alternatively, a comparator peripheral may be used to set this threshold as well.






图 9-7. Motor Current Profile with STALL Signal

#### 9.2.2.1 Design Requirements

The table below lists the design parameters.

表 9-2. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor voltage	V <sub>M</sub>	14.4 V
VREF voltage	VREF	3.3 V
ISEN resistance	R <sub>SENSE</sub>	150 mΩ
Stall current	I <sub>STALL</sub>	1.5 A
Stall detection threshold	I <sub>STALL,TH</sub>	1 A
Inrush current ignore time	t <sub>INRUSH</sub>	80 ms
Stall detection time	t <sub>STALL</sub>	80 ms

### 9.2.2.2 Detailed Design Procedure

### 9.2.2.2.1 Stall Detection Timing

The microcontroller needs to decide whether or not the  $V_{SENSE,CSA}$  signal indicates a motor stall. Large inrush current occurs during motor start up because motor speed is low. As the motor accelerates, the motor current drops to an average level because the back electromotive force (EMF) in the motor increases with speed. The inrush current should not be mistaken for a stall condition. One way to do this is for the microcontroller to ignore the  $V_{SENSE,CSA}$  signal above the firmware stall threshold for the duration of the inrush current,  $t_{INRUSH}$ , at startup. The  $t_{INRUSH}$  timing should be determined experimentally because it depends on motor parameters, supply voltage, and mechanical load response times.


When a stall condition occurs, the motor current will increase from the average running current level because the back EMF is now 0 V. In some cases, it may be desirable to drive at the stall curent for some time in case the motor can clear the blockage on its own. This might be useful for an unintended stall or high-torque condition on the motor. In this case, the system designer can choose a long stall detection time,  $t_{STALL}$ , before the microcontroller decides to take action. In other cases, like end-stop detection, a faster response might be desired to reduce power or minimize strong motor torque on the gears or end-stop. This corresponds to setting a shorter  $t_{STALL}$  time in the microcontroller.

#### 9.2.2.2.2 Stall Threshold Selection

The stall detection threshold in firmware should be chosen at a current level between the maximum stall current and the average running current of the motor as shown in 

§ 9-7.

#### 9.2.2.3 Application Curves



Ch 1 (Yellow) = CSA Output Voltage

Ch 3 (Blue) = Stall Detection Indication

Ch 2 (Magenta) = IN1 Signal

Ch 4 (Green) = Motor Current

#### 图 9-8. Example Waveform of Stall Detection

#### 9.2.3 Relay Driving

The PWM interface may also be used to drive single- and dual-coil latching relays, as shown in the figures below.






图 9-9. Single-Coil Relay Driving




图 9-10. Dual-Coil Relay Driving

### 9.2.3.1 Design Requirements

表 9-3 provides example requirements for a single- or dual-coil relay application. Current regulation may also be configured to ensure the relay current is within the relay specification. This is important if the VM supply voltage is higher than the voltage rating of the relay.

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Motor supply voltage	V <sub>M</sub>	12 V
Microcontroller supply voltage	V <sub>CC</sub>	3.3 V
Single coil relay current	I <sub>Relay</sub>	500 mA pulse for 200 ms
Dual coil relay current	I <sub>OUT1</sub> , I <sub>OUT2</sub>	100 mA pulse for 200 ms

表 9-3. System design requirements

#### 9.2.3.2 Detailed Design Procedure

### 9.2.3.2.1 Control Interface for Single-Coil Relays

The PWM interface can be used to drive single-coil relays. To actuate the relay, the driver needs to drive current with either the forward or reverse states in the PWM table. After driving the relay, the outputs can be disabled (IN1=IN2=0) to put the driver to sleep and save energy. Alternatively, the outputs can be put into brake mode briefly after actuation to avoid back EMF effects from the relay or causing current to flow back from the relay into the VM supply node.

#### 9.2.3.2.2 Control Interface for Dual-Coil Relays

A dual coil relay only require two low-side drivers if the center tap is connected to VM. The body diodes of the unused FETs act as freewheeling diodes, so additional freewheeling diodes are not needed when driving a dual-coil relay with the DRV8251. The PWM interface can be used to control the dual-coil relay. The following figures show the schematic and timing diagram for driving dual-coil relays.

Submit Document Feedback




图 9-12. Timing diagram for driving a dual-coil relay with PWM interface

表 9-4 shows the logic table for the PWM interface. The descriptions in this table reflect how the input and output states drive the dual coil relay. When Coil1 is driven (OUT1 voltage is at GND), The voltage at OUT2 will go to VM. Because the center tap of the relay is also at VM, no current flows through Coil2. The same is true when Coil2 is driven; Coil1 shorts to VM. The body diodes of the high-side FETs act as freewheeling diodes, so extra external diodes are not needed. 图 9-15 shows oscilloscope traces for this application.

表 9-4. PWM control table for dual-coil relay driving

,,, , , , , , , , , , , , , , , , , ,					
IN1	IN2	OUT1	OUT2	DESCRIPTION	
0	0	Hi-Z	Hi-Z	Outputs disabled (H-Bridge Hi-Z)	
0	1	L	Н	Drive Coil1	
1	0	Н	L	Drive Coil2	
1	1	L	L	Drive Coil1 and Coil2 (invalid state for a dual-coil latching relay)	



#### 9.2.3.3 Application Curves




图 9-13. PWM driving for a single-coil latching relay with driving profile FORWARD → COAST → with driving profile FORWARD → BRAKE → REVERSE → COAST REVERSE → BRAKE




图 9-15. PWM driving for dual-coil relay

#### 9.2.4 Multi-Sourcing with Standard Motor Driver Pinout

The DRV8870, DRV8251, and DRV8231 devices come in an industry standard package footprint in the DDA package. When the system needs current sensing, a current-sense amplifier may be used across the R<sub>SENSE</sub> resistor to provide an amplifed signal back to an microcontroller ADC as shown in 

9-16. To reduce the size of the system bill of materials and cost, the IPROPI function in DRV8231A/51A can replace the current sense amplifer. During the board design process, both solutions, IPROPI and industry standard shunt devices, can be accomodated in the same board layout by placing and not placing (DNP) components as shown in 

9-17. This allows the system to be flexible for lowest cost with the DRV8231A/51A or for use with second-source devices with the same pinout as DRV8870, DRV8231, and DRV8251.

Product Folder Links: DRV8251




图 9-16. Standard Pinout with Current Sense Amplifier




图 9-17. DRV8231A/51A Device Using IPROPI to Integrate The Current Sense Function into The Motor
Driver

### 9.3 Current Capability and Thermal Performance

The output current and power dissipation capabilities of the driver depends heavily on the PCB design and external system conditions. This section provides some guidelines for calculating these values.

### 9.3.1 Power Dissipation and Output Current Capability

Total power dissipation for the device consists of three main components: quiescent supply current dissipation  $(P_{VM})$ , the power MOSFET switching losses  $(P_{SW})$ , and the power MOSFET  $R_{DS(on)}$  (conduction) losses  $(P_{RDS})$ . While other factors may contribute additional power losses, they are typically insignificant compared to the three main items.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS} \tag{2}$$

 $P_{VM}$  can be calculated from the nominal motor supply voltage  $(V_{VM})$  and the  $I_{VM}$  active mode current specification.

$$P_{VM} = V_{VM} \times I_{VM} \tag{3}$$

$$P_{VM} = 96 \text{ mW} = 24 \text{ V x 4 mA}$$
 (4)

 $P_{SW}$  can be calculated from the nominal motor supply voltage ( $V_{VM}$ ), average output current ( $I_{AVG}$ ), switching frequency ( $I_{PWM}$ ) and the device output rise ( $I_{RISE}$ ) and fall ( $I_{FALL}$ ) time specifications.

$$P_{SW} = P_{SW\_RISE} + P_{SW\_FALL}$$
 (5)

$$P_{SW RISE} = 0.5 \times V_{M} \times I_{AVG} \times t_{RISE} \times f_{PWM}$$
 (6)

$$P_{SW FALL} = 0.5 \times V_{M} \times I_{AVG} \times t_{FALL} \times f_{PWM}$$
(7)



$P_{SW RISE} = 26.4 \text{ mW} = 0.5 \text{ x } 24 \text{ V x } 0.5 \text{ A x } 220 \text{ ns x } 20 \text{ kHz}$ (8)
------------------------------------------------------------------------------------------------------------------------

$$P_{SW FALL} = 26.4 \text{ mW} = 0.5 \times 24 \text{ V} \times 0.5 \text{ A} \times 220 \text{ ns} \times 20 \text{ kHz}$$
 (9)

$$P_{SW} = 53 \text{ mW} = 26.4 \text{ mW} + 26.4 \text{ mW}$$
 (10)

 $P_{RDS}$  can be calculated from the device  $R_{DS(on)}$  and average output current ( $I_{AVG}$ ).

$$P_{RDS} = I_{AVG}^{2} x \left( R_{DS(ON) HS} + R_{DS(ON) LS} \right) \tag{11}$$

 $R_{DS(ON)}$  has a strong correlation with the device temperature. Assuming a device junction temperature of 85 °C,  $R_{DS(on)}$  could increase ~1.5x based on the normalized temperature data. The calculation below shows this derating factor. Alternatively,  $\dagger$  7.6 shows curves that plot how  $R_{DS(on)}$  changes with temperature.

$$P_{RDS} = 169 \text{ mW} = (0.5 \text{ A})^2 \text{ x} (225 \text{ m}\Omega \text{ x} 1.5 + 225 \text{ m}\Omega \text{ x} 1.5)$$
 (12)

Based on the example calculations above, the expressions below calculate the total expected power dissipation for the device.

$$P_{TOT} = P_{VM} + P_{SW} + P_{RDS} \tag{13}$$

$$P_{TOT} = 318 \text{ mW} = 96 \text{ mW} + 53 \text{ mW} + 169 \text{ mW}$$
 (14)

The driver's junction temperature can be estimated using  $P_{TOT}$ , device ambient temperature ( $T_A$ ), and package thermal resistance ( $R_{\theta JA}$ ). The value for  $R_{\theta JA}$  depends heavily on the PCB design and copper heat sinking around the device.  $\ddagger 9.3.2$  describes this dependence in greater detail.

$$T_{J} = (P_{TOT} \times R_{\theta JA}) + T_{A}$$

$$\tag{15}$$

$$T_J = 98 \,^{\circ}\text{C} = (0.318 \,\text{W} \times 40.4 \,^{\circ}\text{C/W}) + 85 \,^{\circ}\text{C}$$
 (16)

The device junction temperature should remain below its absolute maximum rating for all system operating conditions. The calculations in this section provide reasonable estimates for junction temperature. However, other methods based on temperature measurements taken during system operation are more realistic and reliable. Additional information on motor driver current ratings and power dissipation can be found in  $\ddagger$  9.3.2 and  $\ddagger$  12.1.1.

#### 9.3.2 Thermal Performance

The datasheet-specified junction-to-ambient thermal resistance, R  $_{\theta}$  JA, is primarily useful for comparing various drivers or approximating thermal performance. However, the actual system performance may be better or worse than this value depending on PCB stackup, routing, number of vias, and copper area around the thermal pad. The length of time the driver drives a particular current will also impact power dissipation and thermal performance. This section considers how to design for steady-state and transient thermal conditions.

The data in this section was simulated using the following criteria.

### 表 9-5. Simulation PCB Stackup Summary for HSOP package

Layer	2-layer	4-layer	
Top Layer	HSOP footprint with 1- or 2-oz copper thickness. See 表 9-6 for copper area varied in simulation. Thermally connected with vias (2 vias, 1.2-mm spacing, 0.3-mm diameter, 0.025-mm copper plating) from HSOP thermal pad to bottom layer and internal ground plane (4-layer only).		
Layer 2, internal ground plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, thermally connected to HSOP thermal pad through vias.	
Layer 3, internal supply plane	N/A	1-oz copper thickness, 74.2 mm x 74.2 mm copper area, not connected to other layers.	

Submit Document Feedback

表 9-5. Simulation PCB Stackup Summary for HSOP package (continued)

Layer	2-layer	4-layer
	· · · · · · · · · · · · · ·	1- or 2-oz copper thickness. Copper area fixed at 4.90 mm × 6.00 mm in simulation. Thermally connected to HSOP thermal pad through vias.

图 9-18 shows an example of the simulated board for the HSOP package. 表 9-6 shows the dimensions of the board that were varied for each simulation.




图 9-18. HSOP PCB model top layer


表 9-6. Dimension A for 8-pin HSOP (DDA) package

Cu area (cm²)	Dimension A (mm)
0.069	Package thermal pad dimensions
2	16.40
4	22.32
8	30.64
16	42.38

#### 9.3.2.1 Steady-State Thermal Performance

"Steady-state" conditions assume that the motor driver operates with a constant average current over a long period of time. The figures in this section show how R  $_{\theta}$  JA and  $\Psi$  JB (junction-to-board characterization parameter) change depending on copper area, copper thickness, and number of layers of the PCB. More copper area, more layers, and thicker copper planes decrease R  $_{\theta}$  JA and  $\Psi$  JB, which indicate better thermal performance from the PCB layout.








图 9-19. HSOP, PCB junction-to-ambient thermal resistance vs copper area

图 9-20. HSOP, junction-to-board characterization parameter vs copper area

#### 9.3.2.2 Transient Thermal Performance

The motor driver may experience different transient driving conditions that cause large currents to flow for a short duration of time. These may include

- Motor start-up when the rotor is initially stationary.
- Fault conditions when there is a supply or ground short to one of the motor outputs, and the overcurrent protection triggers.
- · Briefly energizing a motor or solenoid for a limited time, then de-energizing.

For these transient cases, the duration of drive time is another factor that impacts thermal performance in addition to copper area and thickness. In transient cases, the thermal impedance parameter  $Z_{\theta}$  JA denotes the junction-to-ambient thermal performance. The figures in this section show the simulated thermal impedances for 1-oz and 2-oz copper layouts for the HSOP package. These graphs indicate better thermal performance with short current pulses. For short periods of drive time, the device die size and package dominates the thermal performance. For longer drive pulses, board layout has a more significant impact on thermal performance. Both graphs show the curves for thermal impedance split due to number of layers and copper area as the duration of the drive pulse duration increases. Long pulses can be considered steady-state performance.




图 9-21. HSOP package junction-to-ambient thermal impedance for 1-oz copper layouts






图 9-22. HSOP package junction-to-ambient thermal impedance for 2-oz copper layouts



# 10 Power Supply Recommendations

## 10.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. Having more bulk capacitance is generally beneficial, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The capacitance of the power supply and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- · The motor braking method

The inductance between the power supply and motor drive system limits how the rate current can change from the power supply. If the local bulk capacitance is too small, the system responds to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.




图 10-1. Example Setup of Motor Drive System With External Power Supply

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.

Product Folder Links: DRV8251

Submit Document Feedback



### 11 Layout

### 11.1 Layout Guidelines

Since the DRV8251 integrates power MOSFETs capable of driving high current, careful attention should be paid to the layout design and external component placement. Some design and layout guidelines are provided below.

- Low ESR ceramic capacitors should be utilized for the VM to GND bypass capacitor. X5R and X7R types are recommended.
- The VM power supply capacitors should be placed as close to the device as possible to minimize the loop inductance.
- The VM power supply bulk capacitor can be of ceramic or electrolytic type, but should also be placed as close as possible to the device to minimize the loop inductance.
- VM, OUT1, OUT2, and PGND carry the high current from the power supply to the outputs and back to ground. Thick metal routing should be utilized for these traces as is feasible.
- The device thermal pad should be attached to the PCB top layer ground plane and internal ground plane (when available) through thermal vias to maximize the PCB heat sinking.
- · A recommended land pattern for the thermal vias is provided in the package drawing section.
- · The copper plane area attached to the thermal pad should be maximized to ensure optimal heat sinking.

### 11.2 Layout Example




图 11-1. Layout Recommendation



### 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Calculating Motor Driver Power Dissipation application report
- · Texas Instruments, Current Recirculation and Decay Modes application report
- Texas Instruments, PowerPAD™ Made Easy application report
- Texas Instruments, PowerPAD™ Thermally Enhanced Package application report
- Texas Instruments, Understanding Motor Driver Current Ratings application report

### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.3 Community Resources

#### 12.4 Trademarks

PowerPAD™ is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: DRV8251

www.ti.com 29-Jun-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DRV8251DDAR	ACTIVE	SO PowerPAD	DDA	8	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	DRV8251	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G





PLASTIC SMALL OUTLINE



#### NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MS-012.



PLASTIC SMALL OUTLINE



### NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE



#### NOTES: (continued)

- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司