



DRV2511-Q1 适用于螺线管和音圈的 8A 汽车类触觉驱动器

1 特性

- 宽工作电压范围 (4.5V - 26V)
- 能够处理 30V 电压
- 大电流驱动 (峰值电流达 8A)
- 低 $R_{DS(on)}$, 完整 H 桥输出
- 集成故障保护
 - 短路保护
 - 过热保护
 - 过压和欠压保护
 - 故障报告
- 模拟输入
- 专用中断引脚
- 具有符合 AEC-Q100 标准的下列结果:
 - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 H2
 - 器件组件充电模式 (CDM) ESD 分类等级 C4B

2 应用

- 电磁致动器驱动器
 - 音圈
 - 螺线管
- 机械按钮替代产品
- 汽车类触觉 应用
 - 信息娱乐
 - 中央控制台
 - 方向盘
 - 车门板
 - 座椅

3 说明

DRV2511-Q1 器件是一款专为感性负载 (例如, 螺线管和音圈) 而设计的大电流触觉驱动器。

输出级含一个完整 H 桥, 能够提供 8A 峰值电流。

DRV2511-Q1 器件提供欠压闭锁、过流保护和过热保护等多种保护功能。


DRV2511-Q1 器件符合汽车类产品标准。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
DRV2511-Q1	HTSSOP (32)	11 mm x 6.20 mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

简化电路原理图



目录

1	特性	1	7.3	Feature Description	9
2	应用	1	7.4	Device Functional Modes	11
3	说明	1	7.5	Programming	11
4	修订历史记录	2	8	Application and Implementation	12
5	Pin Configuration and Functions	3	8.1	Application Information	12
6	Specifications	4	8.2	Typical Applications	12
6.1	Absolute Maximum Ratings	4	9	Power Supply Recommendations	16
6.2	ESD Ratings	4	10	Layout	16
6.3	Recommended Operating Conditions	4	10.1	Layout Guidelines	16
6.4	Thermal Information	4	10.2	Layout Example	16
6.5	Electrical Characteristics	6	11	器件和文档支持	17
6.6	Switching Characteristics	6	11.1	器件支持	17
6.7	Typical Characteristics	7	11.2	商标	17
7	Detailed Description	8	11.3	静电放电警告	17
7.1	Overview	8	11.4	Glossary	17
7.2	Functional Block Diagram	8	12	机械、封装和可订购信息	18

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Original (June 2016) to Revision A

Page

•	发布为量产数据。	1
---	----------------	----------

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
GND	1, 9, 10, 11, 22, 25, 28	P	Ground.
EN	2	I	Device enable pin.
INTZ	3	O	General fault reporting. Open drain. INTZ = High, normal operation INTZ = Low, fault condition
IN+	4	I	Positive differential input.
IN-	5	I	Negative differential input.
REG	6, 7	P	Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1 μ F X7R ceramic decoupling capacitor and the MODE resistor divider.
GAIN	8	I	Selects Gain.
STDBY	12	I	Standby pin.
FS2	13	I	Output switching frequency selection.
FS1	14	I	Output switching frequency selection.
FS0	15	I	Output switching frequency selection.
N/C	16	N/C	Pin should be left floating.
AVDD	17	P	Analog Supply, can be connected to VBAT for single power supply operation.
PVDD	18, 19, 31, 32	P	Power supply.
BSTN	20, 24	P	Boot strap for negative output, connect to 220 nF X5R, or better ceramic cap to OUT-.
OUT-	21, 23	O	Negative output.
BSTP	26, 30	P	Boot strap for positive output, connect to 220 nF X5R, or better ceramic cap to OUT+.

Pin Functions (continued)

PIN		TYPE	DESCRIPTION
NAME	NO.		
OUT+	27, 29	O	Positive output.
Thermal Pad or PowerPAD™		G	Connect to GND for best system performance. If not connected to GND, leave floating.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	PVDD, AVDD	−0.3	30	V
Input voltage, V_I	IN+, IN-	−0.3	6.3	V
	GAIN	−0.3	VREG + 0.3	
	EN	−0.3	PVDD + 0.3	
Current	DC current on PVDD, GND, OUT+, OUT-	−8	8	A
Operating free-air temperature, T_A		−40	125	°C
Storage temperature range, T_{stg}		−50	150	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		MIN	MAX	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	−2000	2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	−450	450	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply voltage. PVDD, AVDD.	4.5		26	V
V_{IH}	High-level input voltage. STDBY, EN, FS0, FS1, FS2.	2			V
V_{IL}	Low-level input voltage. STDBY, EN, FS0, FS1, FS2.			0.8	V
V_{OL}	Low-level output voltage. INTZ, $R_{PULL-UP}$ = 100 k Ω , PVDD = 26 V.			0.8	V
I_{IH}	High-level input current. STDBY, EN, FS0, FS1, FS2. (V_I = 2 V, PVDD = 26 V).			50	μ A
R_L	Minimum load Impedance.		1.65		Ω
L_o	Output-filter Inductance.	1			μ H

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DRV2511-Q1	UNIT
		DAP	
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.2	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		DRV2511-Q1	UNIT
		DAP	
		32 PINS	
$R_{\theta JB}$	Junction-to-board thermal resistance	17.3	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter	17.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1	°C/W

6.5 Electrical Characteristics

 $T_A = 25^\circ\text{C}$, $AV_{CC} = PVDD = 12\text{ V}$, $R_L = 5\ \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ V_{OS} $	Output offset voltage (measured differentially)	$V_I = 0\text{ V}$, Gain = 36 dB		1.5	15	mV
I_{VDD}	Quiescent supply current	No load or filter		20		mA
$I_{VDD(SD)}$	Quiescent supply current in shutdown mode	No load or filter		35		μA
$I_{VDD(STD BY)}$	Quiescent supply current in standby mode	No load or filter		11		mA
$r_{DS(on)}$	Drain-source on-state resistance, measured pin to pin	$T_J = 25^\circ\text{C}$		60		$\text{m}\Omega$
G	Gain	$R1 = \text{open}$, $R2 = 20\text{ k}\Omega$	19	20	21	dB
		$R1 = 100\text{ k}\Omega$, $R2 = 20\text{ k}\Omega$	25	26	27	
		$R1 = 100\text{ k}\Omega$, $R2 = 39\text{ k}\Omega$	31	32	33	dB
		$R1 = 75\text{ k}\Omega$, $R2 = 47\text{ k}\Omega$	35	36	37	
V_{REG}	Regulator voltage		6.4	6.9	7.4	V
BW	Full Power Bandwidth			60		kHz
V_O	Output voltage (measured differentially)	Measured at $PVDD = 26\text{ V}$		50		V
PSRR	Power supply ripple rejection	200 mVpp ripple at 1 kHz, Gain = 20 dB		–70		dB
CMRR	Common-mode rejection ratio			–56		dB
f_{OSC}	Oscillator frequency (with PWM duty cycle < 96%)	$FS2 = 0$, $FS1 = 0$, $FS0 = 0$	376	400	424	kHz
		$FS2 = 0$, $FS1 = 0$, $FS0 = 1$	470	500	530	
		$FS2 = 0$, $FS1 = 1$, $FS0 = 0$	564	600	636	
		$FS2 = 0$, $FS1 = 1$, $FS0 = 1$	940	1000	1060	
		$FS2 = 1$, $FS1 = 0$, $FS0 = 0$	1128	1200	1278	
	Power-on threshold			4.1		V
	Power-off threshold			28		V
	Thermal trip point			150		$^\circ\text{C}$
	Thermal hysteresis			15		$^\circ\text{C}$
	Over-current trip point			13		A
	Over-voltage trip point			28		V

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{on-sd}	Turn-on time from shutdown to waveform	EN = Low to High, STBY = Low		10		ms
t_{OFF-sd}	Turn-off time	EN = High to Low		5		μs
$t_{on-stdby}$	Turn-on time from standby to waveform	EN = High, STBY = High to Low		6		μs

6.7 Typical Characteristics




图 1. Shutdown Current vs VDD Voltage




图 2. Standby Current vs VDD Voltage

7.3 Feature Description

7.3.1 Analog Input and Configurable Pre-amplifier

The DRV2511-Q1 device features a differential input stage that cancels common-mode noise that appears on the inputs. The DRV2511-Q1 device also features four gain settings that are configurable via external resistors.

表 1. Gain Configuration Table

GAIN	R1	R2	INPUT IMPEDANCE
20 dB	5.6 k Ω	open	60 k Ω
26 dB	20 k Ω	100 k Ω	30 k Ω
32 dB	39 k Ω	100 k Ω	15 k Ω
36 dB	47 k Ω	75 k Ω	9 k Ω




图 3. Gain Configuration

7.3.2 Pulse-Width Modulator (PWM)

The DRV2511-Q1 device features BD modulation scheme with high bandwidth, low noise, low distortion, and excellent stability.

The BD modulation scheme allows for smaller ripple currents through the load. Each output switches from 0 V to the supply voltage. With no input, the OUT+ and OUT- pins are in phase with each other so that there is little or no current in the load. For positive differential inputs, the duty cycle of OUT+ is greater than 50% and the duty cycle of OUT- is lower than 50% for a positive differential output voltage. The opposite is true for negative differential inputs. The voltage across the load sits at 0 V throughout most of the switching period, reducing the switching current, which reduces the I^2R losses in the load.




图 4. BD Mode Modulation

7.3.3 Designed for low EMI

The DRV2511-Q1 device design has minimal parasitic inductances due to the short leads on the package. This dramatically reduces EMI that results from current passing from the die to the system PCB. The design incorporates circuitry that optimizes output transitions that causes EMI. Follow the recommended design requirements in the [Design Requirements](#) section.

7.3.4 Device Protection Systems

The DRV2511-Q1 device features a complete set of protection circuits carefully designed to protect the device against permanent failures due to shorts, over-temperature, over-voltage, and under-voltage scenarios. The INTZ pin signals if an error is detected.

表 2. Fault Reporting Table

FAULT	TRIGGERING CONDITION	INTZ	ACTION	LATCH?
Over-current	Output short or short to PVDD or GND	pulled low	output in high impedance	Latched
Over-temperature	$T_j > 150\text{ }^{\circ}\text{C}$	pulled low	output in high impedance	Latched
Under-voltage	PVDD < 4.5 V	-	output in high impedance	Self-clearing
Over-voltage	PVDD > 27 V	-	output in high impedance	Self-clearing

When the "Latched" conditions happen, the device must be reset with the EN signal in order to clear the fault. If automatic recovery from these conditions is desired, connect the INTZ pin directly to the EN pin. This allows the INTZ pin function to automatically drive the EN pin low which clears the latched condition.

7.4 Device Functional Modes

The DRV2511-Q1 device has multiple power states to optimize power consumption.

7.4.1 Operation in Shutdown Mode

The NRST pin of the DRV2511-Q1 device puts the device in a shutdown mode. When NRST is asserted (logic low), all internal blocks of the device are off to achieve ultra low power.

7.4.2 Operation in Standby Mode

The STDBY pin of the DRV2511-Q1 device puts the device in a standby mode. When STDBY is asserted (logic high), some internal blocks of the device are off to achieve low power while preserving the ability to wake up quickly to achieve low latency waveform playback.

7.4.3 Operation in Active Mode

The DRV2511-Q1 device is in active mode when it has a valid supply, and it is not in either shutdown or standby modes. In this mode the DRV2511-Q1 device is fully on and reproducing at the output the input times the gain.

7.5 Programming

7.5.1 Gain

The DRV2511-Q1 device has a configurable gain that is controlled through external resistors. Please see the Analog Input and Configurable Pre-amplifier section for more details.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV2511-Q1 device is a high-efficiency driver for inductive loads, such as solenoids and voice-coils. The typical use of the device is on haptic applications where short, strong waveforms are desired to create a haptic event that will be coming from the application processor.

8.2 Typical Applications

8.2.1 Single-Ended Source

To use the DRV2511-Q1 with a single-ended source, apply either a voltage divider to bias INB to 3 V, tie to GND or use a 0.1- μ F cap from INB to GND to have the device self bias. Apply the single-ended signal to the INA pin.




图 5. Typical Application Schematic

8.2.1.1 Design Requirements

For most applications the following component values found in 表 3 below can be used.

Typical Applications (接下页)

表 3. Component Requirements Table

COMPONENT	DESCRIPTION	SPECIFICATION	TYPICAL VALUE
C1	Supply capacitor	Capacitance	22 μ F and 0.1 μ F for PVDD & AVDD
C2/C3	Boost capacitor	Capacitance	0.22 μ F
C4/C5	Output snubber capacitor	Capacitance	470 pF
C6	Regulator capacitor	Capacitance	1 μ F
C9	Input decoupling capacitor	Capacitance	0.1 μ F
R1/R2	Output snubber resistor	Resistance	3.3 Ω
R _(PU)	Pull-up resistor	Resistance	100 k Ω

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Optional Components

Note that in the diagrams, there are a few optional external components. These optional external components may be needed in the application to meet EMI/EMC standards and specifications by filters necessary frequency spectrums.

8.2.1.2.2 Capacitor Selection

A bulk bypass capacitor should be mounted between VBAT and GND. The capacitance needs to be >22 μ F with a X5R or better rating on the power pins to GND. Also include two ceramic capacitors in the ranges of 220 pF to 1 μ F and 100 nF to 1 μ F. The bootstrap capacitors, BSTA and BSTB, should be 220-nF ceramic capacitors of quality X5R or better rated for at least the maximum rating of the pin.

8.2.1.2.3 Solenoid Selection

The DRV2511-Q1 solenoid driver can accommodate a variety of solenoids. Solenoids should have an equivalent resistance of 1.6 Ω or greater. Solenoids with lower resistances are prone to driving high currents. A maximum peak current of 8-A should not be exceeded. The DRV2511-Q1 will go into a shutdown mode to protect itself from overcurrent.

8.2.1.2.4 Output Filter Considerations

The output filter is optional and is mainly for limiting peak currents. A second-order Butterworth low-pass filter with the cut-off frequency set to a few kilohertz should be sufficient. See [公式 2](#), [公式 3](#), and [公式 4](#) for example filter design.

$$H(s) = \frac{1}{s^2 + \sqrt{2}s + 1} \quad (1)$$

$$L_x = \frac{\sqrt{2} \times R_L}{2\omega_0} \quad (2)$$

$$2 \times C_F = \frac{\sqrt{2}}{2 \times \frac{R_L}{2} \times \omega_0} \quad (3)$$

$$\omega_0 = 2\pi \times f \quad (4)$$

8.2.1.3 Application Curves

These application curves were taken using an HA200 solenoid with a 100-g mass, and the acceleration was measured using the DRV-AAC16-EVM accelerometer. The following scales apply to the graphs:

- Output Differential Voltage scale is shown on the plots at 5-V/div
- Acceleration scale is 5.85-G/div
- Current scale is 2-A/div

DRV2511-Q1

ZHCSFA9A–JUNE 2016–REVISED JULY 2016

www.ti.com.cn




图 6. Voltage and Acceleration vs Time (Input Square Wave)




图 7. Voltage and Acceleration vs Time (Square Wave)




图 8. Voltage and Acceleration vs Time (Ramp Wave)




图 9. Voltage and Acceleration vs Time (1/2 Sine Wave)

8.2.1.4 Differential Input Diagram

To use the DRV2511-Q1 with a differential input source, apply both inputs differentially from a control source (GPIO, DAC, etc...).




图 10. Typical Application Schematic

9 Power Supply Recommendations

The DRV2511-Q1 device operates from 4.5 V - 26 V and this supply should be able to handle high surge currents in order to meet the high current draws for haptics effects. Additionally the DRV2511-Q1 should have 22- μ F and 0.1- μ F ceramic capacitors near the PVDD & AVDD pins for additional decoupling from trace routing.

10 Layout

10.1 Layout Guidelines

The EVM layout optimizes for thermal dissipation and EMC performance. The DRV2511-Q1 device has a thermal pad down, and good thermal conduction and dissipation require adequate copper area. Layout also affects EMC performance. It is best practice to use the same/similar layout as shown below in the DRV2511Q1EVM.

10.2 Layout Example




图 11. DRV2511-Q1 EVM

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 商标

PowerPAD is a trademark of Texas Instruments.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV2511QDAPRQ1	ACTIVE	HTSSOP	DAP	32	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV2511Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


DAP 32

PowerPAD™ TSSOP - 1.2 mm max height

8.1 x 11, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4225303/A



PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ and may not be present.

EXAMPLE BOARD LAYOUT


DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS
NOT TO SCALE

4223691/A 05/2017


NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

DAP0032C

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.40 X 4.18
0.125	3.04 X 3.74 (SHOWN)
0.15	2.78 X 3.41
0.175	2.57 X 3.16

4223691/A 05/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2024，德州仪器 (TI) 公司