











DAC5672A
ZHCSHA9B – AUGUST 2017 – REVISED JANUARY 2018

# DAC5672A 14 位 275MSPS 数模转换器

# 1 特性

- 14 位双路发送数模转换器 (DAC)
- 275MSPS 更新速率
- 单电源: 3V 至 3.6V
- 高无杂散动态范围 (SFDR): 5MHz 时 84dBc
- 高三阶双音互调 (IMD3): 15.1MHz 和 16.1MHz 时 79dBc
- WCDMA 相邻通道泄漏比 (ACLR): 基带下 78dB
- WCDMA ACLR: 30.72MHz 时 73dB
- 独立或单一电阻器增益控制
- 双路或交错式数据
- 1.2V 片上基准电压
- 低功耗: 330mW
- 断电模式: 9mW
- 封装: 48 引脚薄四方扁平封装 (TQFP)

#### 2 应用

- 蜂窝基站收发信台发射通道
  - CDMA: W-CDMA, CDMA2000, IS-95
  - TDMA: GSM、IS-136、EDGE 和 UWC-136
- 医疗和测试设备
- 任意波形发生器 (ARB)
- 直接数字合成 (DDS)
- 线缆调制解调器终端系统 (CMTS)

#### 3 说明

DAC5672A 器件是一款具有片上电压基准的单片、双通道、14位、高速 DAC。

DAC5672A 可在高达 275MSPS 的更新率下运行,具有出色的动态性能、严格增益和偏移匹配特性,因此非常适用于 I/Q 基带或直接 IF 通信 应用。

每个 DAC 都具有高阻抗差动电流输出,适用于单端或差动模拟输出配置。外部电阻器允许对每个 DAC 的满量程输出电流进行单独或整体调节,使其通常介于 2mA 至 20mA 之间。精确的片上电压基准具有温度补偿特性,并可提供稳定的 1.2V 基准电压。也可选择使用外部基准。

DAC5672A 具有两个 14 位并行输入端口,后者具有单独的时钟和数据锁存器。在灵活性方面,当在交错模式下运行时,DAC5672A 支持每个端口上 DAC 的多路复用数据。

DAC5672A 专为具有 50Ω 双端接载负载的差动变压器 耦合输出设计。对于 20mA 满量程输出电流,支持 4:1 阻抗比(产生 4dBm 输出功率)和 1:1 阻抗比变压器(-2dBm 输出功率)。

DAC5672A 采用 48 引脚 TQFP 封装。产品系列成员间引脚兼容,提供 12 位 (DAC5662) 和14 位 (DAC5672A) 分辨率。此外,DAC5672A 也与 DAC2904 和 AD9767 双路 DAC 的引脚兼容。器件在可在 -40°C 至 85°C 的工业温度范围内运行。


添加了添加了添加了 的格式添加了添加了

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DAC5672A	TQFP (48)	7.00mm × 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 功能框图





1	特性1		7.2 Functional Block Diagram	. 14
2	·· · · · · · · · · · · · · · · · · · ·		7.3 Feature Description	. 15
3			7.4 Device Functional Modes	16
4	修订历史记录		7.5 Programming	. 20
5	Pin Configuration and Functions	8	Application and Implementation	. 22
6	Specifications5		8.1 Application Information	. 22
U	6.1 Absolute Maximum Ratings		8.2 Typical Application	. 22
	6.2 ESD Ratings	9	Power Supply Recommendations	. 24
	6.3 Recommended Operating Conditions	10	Layout	25
	6.4 Thermal Information		10.1 Layout Guidelines	
	6.5 Electrical Characteristics 6		10.2 Layout Example	
	6.6 Electrical Characteristics	11	器件和文档支持	. 29
	6.7 Electrical Characteristics: AC Characteristics 7		11.1 Receiving Notification of Documentation Updates	
	6.8 Electrical Characteristics: Digital Characteristics 9		11.2 Community Resources	. 29
	6.9 Switching Characteristics		11.3 商标	. 29
	6.10 Typical Characteristics		11.4 静电放电警告	. 29
7	Detailed Description		11.5 Glossary	
•	7.1 Overview	12	机械、封装和可订购信息	


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

C	hanges from Revision A (May 2009) to Revision B	Page
•	已添加 <i>器件信息</i> 表	1
•	已添加 向电气特性 部分添加了温度系数温漂和增益漂移	1
•	已添加 特性 说明 部分	1
•	已添加 在电气特性 部分中的电源添加了 f <sub>DATA</sub> = 200MSPS、f <sub>OUT</sub> = 1MHz	1
•	已更改 更改了编程 部分中的双总线数据接口和定时	1
•	已添加 在电气特性 部分中的数字输入添加了 3.3 MAX 和 0.8 MAX	1
•	已删除 删除了可用选项 表	1
•	重新编排了引脚配置和功能部分中的引脚排列图和引脚表	
•	已添加 <b>ESD</b> 额定值 表	1
•	已添加 建议运行条件 表	1
•	已添加 热性能信息 表	1
•	已更改 更改了Table 1	1
•	已添加 添加了应用信息 和典型应用 部分	1
•	已添加 电源建议 部分	1
•	已添加 <i>布局</i> 部分	1



# 5 Pin Configuration and Functions



#### **Pin Functions**

TERMINA	L	I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
AGND	38	I	Analog ground	
AVDD	47	I	Analog supply voltage	
BIASJ_A	44	0	Full-scale output current bias for DACA	
BIASJ_B	41	0	Full-scale output current bias for DACB	
CLKA/CLKIQ	18	1	Clock input for DACA, CLKIQ in interleaved mode	
CLKB/RESETIQ	19	I	Clock input for DACB, RESETIQ in interleaved mode	
	1			
	2			
	3			
	4			
	5			
	6			
DA[13:0]	7		Data port A. DA13 is MSB and DA0 is LSB. Internal pulldown.	
DA[13.0]	8	'	Data port A. DATS is MSB and DAO is LSB. Internal pulldown.	
	9			
	10			
	11			
	12			
	13			
	14			



# Pin Functions (continued)

TERMINAI	L	.,,				
NAME	NO.	1/0	DESCRIPTION			
	23					
	24					
	25					
	26					
	27					
	28					
DD[40.0]	29		Data and D. DD43 is MCD and DD0 is LCD. Internal multiplicate			
DB[13:0]	30	ı	Data port B. DB13 is MSB and DB0 is LSB. Internal pulldown.			
	31					
	32					
	33					
	34					
	35					
	36					
DGND	15		Digital ground			
DGND	21	Į.	Digital ground			
DVDD	16	1	Digital supply voltage			
DVDD	22	ı	Digital Supply Voltage			
EXTIO	43	I/O	Internal reference output (bypass with 0.1 $\mu\text{F}$ to AGND) or external reference input			
GSET	42	1	Gain-setting mode: H – 1 resistor, L – 2 resistors. Internal pullup.			
IOUTA1	46	0	DACA current output. Full-scale with all bits of DA high.			
IOUTA2	45	0	DACA complementary current output. Full-scale with all bits of DA low.			
IOUTB1	39	0	DACB current output. Full-scale with all bits of DB high.			
IOUTB2 40		0	DACB complementary current output. Full-scale with all bits of DB low.			
MODE	48	I	Mode Select: H – Dual Bus, L – Interleaved. Internal pullup.			
SLEEP	37	I	Sleep function control input: H – DAC in power-down mode, L – DAC in operating mode. Internal pulldown.			
WRTA/WRTIQ	17	I	Input write signal for PORT A (WRTIQ in interleaving mode)			
WRTB/SELECTIQ	20	1	Input write signal for PORT B (SELECTIQ in interleaving mode)			



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
0 1 1	AVDD (2)		,	
Supply voltage	DVDD (3)	-0.5	4	V
Voltage between AGND and DGND		-0.5	0.5	V
Voltage between AVDD and DVDD		-4	4	V
	DA [13:0] and DB [13:0] (3)	-0.5	DVDD + 0.5	V
Supply voltage	MODE, SLEEP, CLKA, CLKB, WRTA, WRTB	-0.5	DVDD + 0.5	V
,	IOUTA1, IOUTA2, IOUTB1, IOUTB2 (2)	-1	AVDD + 0.5	V
	EXTIO, BIASJ_A, BIASJ_B, GSET (2)	-0.5	AVDD + 0.5	V
Peak input current (any input)		20		mA
Peak total input current (all inputs)		-30		mA
Operating free-air temperature range		-40	85	°C
Storage temperature, T <sub>stq</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT	l
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000		Ì
V <sub>(ESD)</sub> Electrostatic	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supplies				
AVDD	3.0	3.3	3.6	V
DVDD	3.0	3.3	3.6	V
I <sub>(AVDD)</sub> Analog supply current		75	90	mA
I <sub>(DVDD)</sub> Digital supply current		25	38	mA
Analog Output				
I <sub>O(FS)</sub> Full-scale output current	2		20	mA
Output voltage compliance range	-1		1.25	V
Clock Interface (CLK, CLKC)				
CLKINPUT Frequency			275	MHz

<sup>(2)</sup> Measured with respect to AGND.

<sup>(3)</sup> Measured with respect to DGND.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		DAC5672A	
	THERMAL METRIC <sup>(1)</sup>	PFB (TQFP)	UNIT
		48 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	16.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	27.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

#### 6.5 Electrical Characteristics

over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>OUTFS</sub> = 20 mA, independent gain set mode, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DC SPEC	CIFICATIONS				•	
	Resolution		14			Bits
DC ACCI	URACY <sup>(1)</sup>				*	
INL	Integral nonlinearity	4 L O D L	-4	±1.1	4	LSB
DNL	Differential nonlinearity	1 LSB = $I_{OUTFS} / 2^{14}$ , $T_{MIN}$ to $T_{MAX}$	-3	±0.75	3	LSB
ANALOG	OUTPUT					
	Offset error	Midscale value		±0.03		%FSR
	Offset mismatch	Midscale value		±0.03		%FSR
	Cain aman	With external reference		±0.25		%FSR
	Gain error	With internal reference		±0.25		%FSR
	Minimum full-scale output current (2)			2		mA
	Maximum full-scale output current (2)			20		mA
	Cain minus atala	With external reference	-2	0.2	2	%FSR
	Gain mismatch	With internal reference	-2	0.2	2	%FSR
	Output voltage compliance range (3)		-1		1.25	V
R <sub>O</sub>	Output resistance			300		kΩ
Co	Output capacitance			5		рF
REFERE	NCE OUTPUT					
	Reference voltage		1.14	1.2	1.26	V
	Reference output current (4)			100		nA
REFERE	NCE INPUT					
V <sub>EXTIO</sub>	Input voltage		0.1		1.25	V
R <sub>I</sub>	Input resistance			1		$M\Omega$
	Small signal bandwidth			300		kHz
C <sub>I</sub>	Input capacitance			100		pF
TEMPER	ATURE COEFFICIENTS					
	Offset drift			2	10	ppm of FSR/°C

<sup>(1)</sup> Measured differently through 50  $\Omega$  to AGND.

Nominal full-scale current (I<sub>OUTFS</sub>) equals 32 times the I<sub>BIAS</sub> current

The lower limit of the output compliance is determined by the CMOS process. Exceeding this limit may result in transistor breakdown, resulting in reduced reliability of the DAC5672A device. The upper limit of the output compliance is determined by the load resistors and ful-scale output current. Exceeding the upper limit adversely affects distortion performance and integral nonlinearity.

Use an external buffer amplifier with high-impedance input to drive any external load.



# **Electrical Characteristics (continued)**

over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>OUTFS</sub> = 20 mA, independent gain set mode, (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	With external reference (DACA)		10	43	ppm of
Gain drift	With external reference (DACB)		20	80	FSR/°C
	With internal reference		40	160	ppm of FSR/°C
Reference voltage drift			20		ppm /°C

#### 6.6 Electrical Characteristics

over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA,  $f_{DATA}$  = 200 MSPS,  $f_{OUT}$  = 1 MHz, independent gain set mode, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLY				<u>.</u>	
AVDD	Analog supply voltage		3	3.3	3.6	V
DVDD	Digital supply voltage		3	3.3	3.6	V
		Including output current through load resistor		75	90	mA
I <sub>AVDD</sub>	Analog supply current	Sleep mode with clock		2.5	6	mA
		Sleep mode without clock		2.5		mA
		f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 1 MHz		25	38	mA
$I_{DVDD}$	Digital supply current	Sleep mode with clock		13.4	18	mA
		Sleep mode without clock		0.6		mA
		f <sub>DATA</sub> = 200 MSPS, f <sub>OUT</sub> = 1 MHz		330	390	
	Device discipation	Sleep mode with clock		53		~^\^/
	Power dissipation	Sleep mode without clock		9.2		mW
		f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		350		
APSRR	Analog power supply rejection ratio		-0.2	-0.01	0.2	%FSR/V
DPSRR	Digital power supply rejection ratio		-0.2	0	0.2	%FSR/V
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

# 6.7 Electrical Characteristics: AC Characteristics

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output,  $50-\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
ANALO	ANALOG OUTPUT									
f <sub>clk</sub>	Maximum output update rate (1)		275			MSPS				
ts	Output settling time to 0.1% (DAC)	Midscale transition		20		ns				
t <sub>r</sub>	Output rise time 10% to 90% (OUT)			1.4		ns				
t <sub>f</sub>	Output fall time 10% to 90% (OUT)			1.5		ns				
	Output noise	I <sub>OUTFS</sub> = 20 mA		55		pA/√Hz				
	Output noise	I <sub>OUTFS</sub> = 2 mA		30		pA/√Hz				
AC LIN	IEARITY									



# **Electrical Characteristics: AC Characteristics (continued)**

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output,  $50-\Omega$  doubly terminated load (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		1st Nyquist zone: $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 50 \text{ MSPS}$ $f_{OUT} = 1 \text{ MHz}$ $I_{OUTFS} = 0 \text{ dB}$		83		
		1st Nyquist zone: $T_A = 25^{\circ}\text{C }f_{\text{DATA}} = 50 \text{ MSPS}$ $f_{\text{OUT}} = 1 \text{ MHz}$ $I_{\text{OUTFS}} = -6 \text{ dB}$		80		
SFDR	Spurious-free dynamic range	1st Nyquist zone: $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 50 \text{ MSPS}$ $f_{OUT} = 1 \text{ MHz}$ $I_{OUTFS} = -12 \text{ dB}$		79		dBc
	, ,	1st Nyquist zone: $T_A = 25^{\circ}\text{C}$ $f_{DATA} = 100 \text{ MSPS}$ $f_{OUT} = 5 \text{ MHz}$		84		
		1st Nyquist zone, $T_A = 25^{\circ}C$ , $f_{DATA} = 100$ MSPS, $f_{OUT} = 20$ MHz		79		
		1st Nyquist zone, $T_{MIN}$ to $T_{MAX}$ , $f_{DATA}$ = 200 MSPS, $f_{OUT}$ = 20 MHz	68	75		
		1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 200$ MSPS, $f_{OUT} = 41$ MHz		72		
		1st Nyquist zone, TA = 25°C, f <sub>DATA</sub> = 275 MSPS, f <sub>OUT</sub> = 20 MHz		74		
CNID	Signal to noine ratio	1st Nyquist zone, $T_A = 25$ °C, $f_{DATA} = 100$ MSPS, $f_{OUT} = 5$ MHz		77		dB
SNR	Signal-to-noise ratio	1st Nyquist zone, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 160 MSPS, f <sub>OUT</sub> = 20 MHz		70		dB dB dB
		W-CDMA signal with 3.84-MHz bandwidth, f <sub>DATA</sub> = 61.44 MSPS, IF = 15.360 MHz		75		dB
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz bandwidth, $f_{DATA}$ = 122.88 MSPS, IF = 30.72 MHz		73		dB
ACLR	Adjacent channel leakage ratio	W-CDMA signal with 3.84-MHz bandwidth, f <sub>DATA</sub> = 61.44 MSPS, baseband		78		dB
		W-CDMA signal with 3.84-MHz bandwidth, f <sub>DATA</sub> = 122.88 MSPS, baseband		78		dB
IMDo	Third-order two-tone	Each tone at $-6$ dBFS, $T_A = 25^{\circ}\text{C}$ , $f_{DATA} = 200$ MSPS, $f_{OUT} = 45.4$ MHz and $46.4$ MHz		65		dBc
IMD3	intermodulation	Each tone at –6 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.1 MHz and 16.1 MHz		79		dBc
		Each tone at –12 dBFS, T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 100 MSPS, f <sub>OUT</sub> = 15.6, 15.8, 16.2, and 16.4 MHz		79		dBc
IMD	Four-tone intermodulation	Each tone at $-12$ dBFS, $T_A = 25^{\circ}C$ , $f_{DATA} = 165$ MSPS, $f_{OUT} = 68.8$ , $69.6$ , $71.2$ , and $72$ MHz		61		dBc
		Each tone at $-12$ dBFS, $T_A = 25^{\circ}C$ , $f_{DATA} = 165$ MSPS, $f_{OUT} = 19$ , 19.1, 19.3, and 19.4 MHz		73		dBc



# **Electrical Characteristics: AC Characteristics (continued)**

AC specifications over  $T_A$ , AVDD = DVDD = 3.3 V,  $I_{OUTFS}$  = 20 mA, differential 1:1 impedance ratio transformer coupled output,  $50-\Omega$  doubly terminated load (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	T <sub>A</sub> = 25°C, f <sub>DATA</sub> = 165 MSPS, f <sub>OUT</sub> (CH1) = 20 MHz, f <sub>OUT</sub> (CH2) = 21 MHz		95		dBc

## 6.8 Electrical Characteristics: Digital Characteristics

Digital specifications over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>OUTES</sub> = 20 mA, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL I	NPUT				·	
V <sub>IH</sub>	High-level input voltage		2		3.3	V
V <sub>IL</sub>	Low-level input voltage		0		0.8	V
I <sub>IH</sub>	High-level input current			±50	0.8	μA
$I_{\text{IL}}$	Low-level input current			±10		μΑ
I <sub>IH(GSET)</sub>	High-level input current, GSET pin			7		μΑ
I <sub>IL(GSET)</sub>	Low-level input current, GSET pin			-80		μΑ
I <sub>IH(MODE)</sub>	High-level input current, MODE pin			-30		μΑ
I <sub>IL(MODE)</sub>	Low-level input current, MODE pin			-80		μA
Cı	Input capacitance			5		pF

## 6.9 Switching Characteristics

digital specifications over T<sub>A</sub>, AVDD = DVDD = 3.3 V, I<sub>OUTES</sub> = 20 mA, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input actus time	Dual bus mode	1			
t <sub>su</sub>	Input setup time	Single-bus interleaved mode		0.5		ns
	logget log let time o	Dual bus mode	1			
τ <sub>h</sub>	Input hold time	Single-bus interleaved mode		0.5		ns
	Lancet allerdo modern blade Care	Dual bus mode		1		
t <sub>LPH</sub>	Input clock pulse high time	Single-bus interleaved mode				ns
	Clock later on (MPT A/P to cutoute)	Dual bus mode	4		4	مالد
t <sub>LAT</sub>	Clock latency (WRT A/B to outputs)	Single-bus interleaved mode	4		4	clk
	Decreasing delegations	Dual bus mode		1.5		
Propagation delay time	Single-bus interleaved mode		1.5		ns	

# TEXAS INSTRUMENTS

### 6.10 Typical Characteristics




Figure 8. Single-Toned Spectrum



# **Typical Characteristics (continued)**





Figure 7. Single-Tone Spectrum




### **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**





## 7 Detailed Description

#### 7.1 Overview


The architecture of the DAC5672A uses a current steering technique to enable fast switching and high update rate. The core element within the monolithic DAC is an array of segmented current sources that are designed to deliver a full-scale output current of up to 20 mA. An internal decoder addresses the differential current switches each time the DAC is updated and a corresponding output current is formed by steering all currents to either output summing node, IOUT1 or IOUT2. The complementary outputs deliver a differential output signal, which improves the dynamic performance through reduction of even-order harmonics, common-mode signals (noise), and double the peak-to-peak output signal swing by a factor of two, as compared to single-ended operation.

The segmented architecture results in a significant reduction of the glitch energy and improves the dynamic performance (SFDR) and DNL. The current outputs maintain a very high output impedance of greater than  $300 \text{ k}\Omega$ .

When pin 42 (GSET) is high (simultaneous gain set mode), the full-scale output current for DACs is determined by the ratio of the internal reference voltage (1.2 V) and an external resistor ( $R_{SET}$ ) connected to BIASJ\_A. When GSET is low (independent gain set mode), the full-scale output current for each DAC is determined by the ratio of the internal reference voltage (1.2 V) and separate external resistors ( $R_{SET}$ ) connected to BIASJ\_A and BIASJ\_B. The resulting I<sub>REF</sub> is internally multiplied by a factor of 32 to produce an effective DAC output current that can range from 2 mA to 20 mA, depending on the value of  $R_{SET}$ .

The DAC5672A is split into a digital and an analog portion, each of which is powered through its own supply pin. The digital section includes edge-triggered input latches and the decoder logic, while the analog section comprises both the current source array with its associated switches, and the reference circuitry.

#### 7.2 Functional Block Diagram





#### 7.3 Feature Description

#### 7.3.1 Input Interfaces

The DAC5672A features two operating modes selected by the MODE pin, as shown in Table 1.

- For dual-bus input mode, the device essentially consists of two separate DACs. Each DAC has its own separate data input bus, clock input, and data write signal (data latch-in).
- In single-bus interleaved mode, the data must be presented interleaved at the A-channel input bus. The B-channel input bus is not used in this mode. The clock and write input are now shared by both DACs.

Table 1. Operati	ing Modes
------------------	-----------

MODE PIN	BUS INPUT
MODE pin connected to DGND	Single-bus interleaved mode, clock and write input equal for both DACs
MODE pin connected to DVDD	Dual-bus mode, DACs operate independently

#### 7.3.2 Dual-Bus Data Interface and Timing

In dual-bus mode, the MODE pin is connected to DVDD. The two converter channels within the DAC5672A consist of two independent, 14-bit, parallel data ports. Each DAC channel is controlled by its own set of write (WRTA, WRTB) and clock (CLKA, CLKB) lines. The WRTA, WRTB lines control the channel input latches and the CLKA, CLKB lines control the DAC latches. The data is first loaded into the input latch by a rising edge of the WRTA, WRTB line.

The internal data transfer requires a correct sequence of write and clock inputs, since essentially two clock domains having equal periods (but possibly different phases) are input to the DAC5672A. The DAC5672A is defined by a minimum requirement of the time between the rising edge of the clock and the rising edge of the write inputs. The rising edge of CLKA, CLKB must occur at the same time or before the rising edge of the WRTA, WRTB signal. A minimum delay of 2 ns must be maintained if the rising edge of the clock occurs after the rising edge of the write. Note that these conditions are satisfied when the clock and write inputs are connected externally. Note that all specifications were measured with the WRTA, WRTB and CLKA, CLKB lines connected together.




Figure 17. Dual-Bus Mode Operation



#### 7.3.3 Single-Bus Interleaved Data Interface and Timing

In single-bus interleaved mode, the MODE pin is connected to DGND. Figure 18 shows the timing diagram. In interleaved mode, the A- and B-channels share the write input (WRTIQ) and update clock (CLKIQ and internal CLKDACIQ). Multiplexing logic directs the input word at the A-channel input bus to either the A-channel input latch (SELECTIQ is high) or to the B-channel input latch (SELECTIQ is low). When SELECTIQ is high, the data value in the B-channel latch is retained by presenting the latch output data to its input data to its input.

In interleaved mode, the A-channel input data rate is twice the update rate of the DAC core. As in dual-bus mode, it is important to maintain a correct sequence of write and clock inputs. The edge-triggered flip-flops latch the A- and B-channel input words on the rising edge of the write input (WRTIQ). This data is presented to the A- and B-DAC latches on the following falling edge of the write inputs. The DAC5672A clock input is divided by a factor of two before it is presented to the DAC latches.

Correct pairing of the A- and B-channel data is done by RESETIQ. In interleaved mode, the clock input CLKIQ is divided by two, which would translate to a non-deterministic relation between the rising edges of the CLKIQ and CLKDACIQ. RESETIQ ensures, however, that the correct position of the rising edge of CLKDACIQ with respect to the data at the input of the DAC latch is determined. CLKDACIQ is disabled (low) when RESETIQ is high.




Figure 18. Single-Bus Interleaved Mode Operation

#### 7.4 Device Functional Modes

#### 7.4.1 DAC Transfer Function

Each of the DACs in the DAC5672A has a set of complementary current outputs, IOUT1 and IOUT2. The full-scale output current,  $I_{OUTFS}$ , is the summation of the two complementary output currents:

$$I_{OUTFS} = I_{OUT1} + I_{OUT2}$$
 (1)

The individual output currents depend on the DAC code and can be expressed as:

$$I_{OUT1} = I_{OUTFS} \times \left(\frac{\text{Code}}{16384}\right)$$
 (2)

$$I_{OUT2} = I_{OUTFS} \times \left( \frac{16383 - Code}{16384} \right)$$
 (3)



where Code is the decimal representation of the DAC data input word. Additionally,  $I_{OUTFS}$  is a function of the reference current  $I_{REF}$ , which is determined by the reference voltage and the external setting resistor ( $R_{SET}$ ).

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
 (4)

In most cases, the complementary outputs drive resistive loads or a terminated transformer. A signal voltage develops at each output according to:

$$V_{OUT1} = I_{OUT1} \times R_{LOAD}$$
 (5)

$$V_{OUT2} = I_{OUT2} \times R_{LOAD}$$
 (6)

The value of the load resistance is limited by the output compliance specification of the DAC5672A. To maintain specified linearity performance, the voltage for IOUT1 and IOUT2 must not exceed the maximum allowable compliance range.

The total differential output voltage is:

$$V_{OUTDIFF} = V_{OUT1} - V_{OUT2}$$
 (7)

$$V_{OUTDIFF} = \frac{(2 \times Code - 16383)}{16384} \times I_{OUTFS} \times R_{LOAD}$$
(8)

## 7.4.2 Analog Outputs

The DAC5672A provides two complementary current outputs, IOUT1 and IOUT2. The simplified circuit of the analog output stage representing the differential topology is shown in Figure 19. The output impedance of IOUT1 and IOUT2 results from the parallel combination of the differential switches, along with the current sources and associated parasitic capacitances.




Figure 19. Analog Outputs

The signal voltage swing that may develop at the two outputs, IOUT1 and IOUT2, is limited by a negative and positive compliance. The negative limit of -1 V is given by the breakdown voltage of the CMOS process and exceeding it compromises the reliability of the DAC5672A (or even causes permanent damage). With the full-scale output set to 20 mA, the positive compliance equals 1.2 V. Note that the compliance range decreases to about 1 V for a selected output current of  $I_{OUTFS} = 2$  mA. Care must be taken that the configuration of DAC5672A does not exceed the compliance range to avoid degradation of the distortion performance and integral linearity.



Best distortion performance is typically achieved with the maximum full-scale output signal limited to approximately  $0.5~V_{PP}$ . This is the case for a  $50-\Omega$  doubly-terminated load and a 20-mA full-scale output current. A variety of loads can be adapted to the output of the DAC5672A by selecting a suitable transformer while maintaining optimum voltage levels at IOUT1 and IOUT2. Furthermore, using the differential output configuration in combination with a transformer is instrumental for achieving excellent distortion performance. Common-mode errors, such as even-order harmonics or noise, can be substantially reduced. This is particularly the case with high output frequencies.

For those applications requiring the optimum distortion and noise performance, it is recommended to select a full-scale output of 20 mA. A lower full-scale range of 2 mA may be considered for applications that require low power consumption, but can tolerate a slight reduction in performance level.

## 7.4.3 Output Configurations

The current outputs of the DAC5672A allow for a variety of configurations. As mentioned previously, utilizing the converter's differential outputs yield the best dynamic performance. Such a differential output circuit may consist of an RF transformer or a differential amplifier configuration. The transformer configuration is ideal for most applications with ac coupling, while op amps are suitable for a dc-coupled configuration.

The single-ended configuration may be considered for applications requiring a unipolar output voltage. Connecting a resistor from either one of the outputs to ground converts the output current into a ground-referenced voltage signal. To improve on the dc linearity by maintaining a virtual ground, an I-to-V or op-amp configuration may be considered.

#### 7.4.4 Differential With Transformer

Using an RF transformer provides a convenient way of converting the differential output signal into a singleended signal while achieving excellent dynamic performance. The appropriate transformer must be carefully selected based on the output frequency spectrum and impedance requirements.

The differential transformer configuration has the benefit of significantly reducing common-mode signals, thus improving the dynamic performance over a wide range of frequencies. Furthermore, by selecting a suitable impedance ratio (winding ratio) the transformer can provide optimum impedance matching while controlling the compliance voltage for the converter outputs.

Figure 20 and Figure 21 show  $50-\Omega$  doubly-terminated transformer configurations with 1:1 and 4:1 impedance ratios, respectively. Note that the center tap of the primary input of the transformer has to be grounded to enable a dc-current flow. Applying a 20-mA full-scale output current would lead to a  $0.5-V_{PP}$  output for a 1:1 transformer and a  $1-V_{PP}$  output for a 4:1 transformer. In general, the 1:1 transformer configuration will have slightly better output distortion, but the 4:1 transformer will have 6 dB higher output power.




Figure 20. Driving a Doubly-Terminated 50- $\Omega$  Cable Using a 1:1 Impedance Ratio Transformer






Figure 21. Driving a Doubly-Terminated 50- $\Omega$  Cable Using a 4:1 Impedance Ratio Transformer

#### 7.4.5 Single-Ended Configuration

Figure 22 shows the single-ended output configuration, where the output current  $I_{OUT1}$  flows into an equivalent load resistance of 25  $\Omega$ . Node IOUT2 must be connected to AGND or terminated with a resistor of 25  $\Omega$  to AGND. The nominal resistor load of 25  $\Omega$  gives a differential output swing of 1  $V_{PP}$  when applying a 20-mA full-scale output current.




Figure 22. Driving a Doubly-Terminated 50- $\Omega$  Cable Using a Single-Ended Output

#### 7.4.6 Reference Operation

#### 7.4.6.1 Internal Reference

The DAC5672A has an on-chip reference circuit which comprises a 1.2-V bandgap reference and two control amplifiers, one for each DAC. The full-scale output current,  $I_{OUTFS}$ , of the DAC5672A is determined by the reference voltage,  $V_{REF}$ , and the value of resistor  $R_{SET}$ .  $I_{OUTFS}$  can be calculated by:

$$I_{OUTFS} = 32 \times I_{REF} = 32 \times \frac{V_{REF}}{R_{SET}}$$
(9)

The reference control amplifier operates as a V-to-I converter producing a reference current,  $I_{REF}$ , which is determined by the ratio of  $V_{REF}$  and  $R_{SET}$  (see Equation 9). The full-scale output current,  $I_{OUTFS}$ , results from multiplying  $I_{REF}$  by a fixed factor of 32.

Using the internal reference, a  $2-k\Omega$  resistor value results in a full-scale output of approximately 20 mA. Resistors with a tolerance of 1% or better should be considered. Selecting higher values, the output current can be adjusted from 20 mA down to 2 mA. Operating the DAC5672A at lower than 20-mA output currents may be desirable for reasons of reducing the total power consumption, improving the distortion performance, or observing the output compliance voltage limitations for a given load condition.



It is recommended to bypass the EXTIO pin with a ceramic chip capacitor of 0.1  $\mu$ F or more. The control amplifier is internally compensated and its small signal bandwidth is approximately 300 kHz.

#### 7.4.6.2 External Reference

The internal reference can be disabled by simply applying an external reference voltage into the EXTIO pin, which in this case functions as an input. The use of an external reference may be considered for applications that require higher accuracy and drift performance or to add the ability of dynamic gain control.

While a 0.1- $\mu$ F capacitor is recommended to be used with the internal reference, it is optional for the external reference operation. The reference input, EXTIO, has a high input impedance (1 M $\Omega$ ) and can easily be driven by various sources. Note that the voltage range of the external reference must stay within the compliance range of the reference input.

#### 7.4.6.3 Gain Setting Option

The full-scale output current on the DAC5672A can be set two ways: either for each of the two DAC channels independently or for both channels simultaneously. For the independent gain set mode, the GSET pin (pin 42) must be low (that is, connected to AGND). In this mode, two external resistors are required — one RSET connected to the BIASJ\_A pin (pin 44) and the other to the BIASJ\_B pin (pin 41). In this configuration, the user has the flexibility to set and adjust the full-scale output current for each DAC independently, allowing for the compensation of possible gain mismatches elsewhere within the transmit signal path.

Alternatively, bringing the GSET pin high (that is, connected to AVDD), the DAC5672A switches into the simultaneous gain set mode. Now the full-scale output current of both DAC channels is determined by only one external  $R_{\text{SET}}$  resistor connected to the BIASJ\_A pin. The resistor at the BIASJ\_B pin may be removed; however, this is not required since this pin is not functional in this mode and the resistor has no effect on the gain equation.

#### 7.4.6.4 Sleep Mode

The DAC5672A features a power-down function which can reduce the total supply current to approximately 3.1 mA over the specified supply range if no clock is present. Applying a logic high to the SLEEP pin initiates the power-down mode, while a logic low enables normal operation. When left unconnected, an internal active pulldown circuit enables the normal operation of the converter.

#### 7.5 Programming

#### 7.5.1 Digital Inputs and Timing

#### 7.5.1.1 Digital Inputs

The data input ports of the DAC5672A accept a standard positive coding with data bits DA13 and DB13 being the most significant bits (MSB). The converter outputs support a clock rate of up to 275 MSPS. The best performance is typically achieved with a symmetric duty cycle for write and clock; however, the duty cycle may vary as long as the timing specifications are met. Similarly, the setup and hold times may be chosen within their specified limits.

All digital inputs of the DAC5672A are CMOS compatible. Figure 23 and Figure 24 show schematics of the equivalent CMOS digital inputs of the DAC5672A. The pullup and pulldown circuitry is approximately equivalent to 100 k $\Omega$ . The 14-bit digital data input follows the offset positive binary coding scheme. The DAC5672A is designed to operate with a digital supply (DVDD) of 3 V to 3.6 V.



# **Programming (continued)**




Figure 23. CMOS/TTL Digital Equivalent Input With Internal Pulldown Resistor




Figure 24. CMOS/TTL Digital Equivalent Input With Internal Pullup Resistor



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

## 8.2 Typical Application

A typical application for the DAC5672A is as dual or single carrier transmitter. The DAC is provided with some input digital baseband signal and it outputs an analog carrier. A typical configuration is described below.




Figure 25. Typical Application Schematic

- Clock rate = 122.88 MHz
- Input data = WCDMA with IF frequency at 30.72 MHz
- AVDD= DVDD = 3.3 V

## 8.2.1 Design Requirements

The requirements for this design were to generate a single WCDMA signal at an intermediate frequency of 30.72 MHz. The ACLR needs to be better than 72 dBc.

#### 8.2.2 Detailed Design Procedure

The single carrier signal with an intermediate frequency of 30.72 MHz must be created in the digital processor at a sample rate of 122.88 Msps for DAC. These 14 bit samples are placed on the 14b CMOS input port of the DAC.




## **Typical Application (continued)**

A CMOS DAC clock must be generated from a clock source at 122.88 MHz. This must be provided to the CLK pin of the DAC.

The IOUTA and IOUTB differential connections must be connected to a transformer to provide a single ended output. A typical 1:1 impedance transformer is used on the device EVM. The DAC5672A EVM provides a good reference for this design example.

### 8.2.3 Application Curves

This spectrum analyzer plot shows the ACLR for the transformer output single carrier signal with intermediate frequency of 30.72 MHz. The results meet the system requirements for a minimum of 72 dBc ACLR.





# 9 Power Supply Recommendations

It is recommended that the device be powered with the nominal supply voltages as indicated in the *Recommended Operating Conditions*.

In most instances the best performance is achieved with LDO supplies. However the supplies may be driven with direct outputs from a DC-DC switcher as long as the noise performance of the switcher is acceptable.



## 10 Layout

#### 10.1 Layout Guidelines

The DAC5672A EVM layout should be used as a reference for the layout to obtain the best performance. A sample layout is shown in Figure 27 through Figure 30. Some important layout recommendations are:

- 1. Use a single ground plane. Keep the digital and analog signals on distinct separate sections of the board. This may be virtually divided down the middle of the device package when doing placement and layout.
- 2. Keep the analog outputs as far away from the switching clocks and digital signals as possible. This will keep coupling from the digital circuits to the analog outputs to a minimum.
- 3. Decoupling caps should be kept close to the power pins of the device.

### 10.2 Layout Example

The EVM is constructed on a 4-layer, 5.1-inch x 4.8-inch, 0.062-inch thick PCB using FR-4 material. Figure 27 through Figure 30 show the PCB layout for the EVM.




Figure 27. Top Layer 1



# **Layout Example (continued)**




Figure 28. Ground Plane Layer 2



# **Layout Example (continued)**




Figure 29. Power Plane Layer 3



# **Layout Example (continued)**




Figure 30. Bottom Layer 4



#### 器件和文档支持 11

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. 有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.2 Community Resources

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点:请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.3 商标

E2E is a trademark of Texas Instruments.

#### 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



👫 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修 订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DAC5672AIPFB	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples
DAC5672AIPFBG4	ACTIVE	TQFP	PFB	48	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples
DAC5672AIPFBR	ACTIVE	TQFP	PFB	48	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DAC5672AI	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC5672AIPFBR	TQFP	PFB	48	1000	330.0	16.4	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC5672AIPFBR	TQFP	PFB	48	1000	367.0	367.0	38.0



www.ti.com 5-Jan-2022

### **TRAY**




Chamfer on Tray corner indicates Pin 1 orientation of packed units.

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
DAC5672AIPFB	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25
DAC5672AIPFBG4	PFB	TQFP	48	250	10 x 25	150	315	135.9	7620	12.2	11.5	11.25

# PFB (S-PQFP-G48)

#### PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

# PFB (S-PQFP-G48)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司