



🕳 Sample &

Buy





CSD97395Q4M

ZHCSDL9A - DECEMBER 2014 - REVISED MARCH 2015

CSD97395Q4M 同步降压 NexFET™ 功率级

特性 1

- 15A 电流下超过 92% 的系统效率
- 最大额定持续电流 25A,峰值 60A
- 高频运行(高达 2MHz)
- 高密度 3.5mm × 4.5mm 小外形尺寸无引线封装 (SON) 尺寸
- 超低电感封装
- 系统优化的 PCB 封装
- 超低静态 (ULQ) 电流模式
- 与 3.3V 和 5V 脉宽调制 (PWM) 信号兼容
- 支持强制连续传导模式 (FCCM) 的二极管仿真模式
- 输入电压高达 24V
- 三态 PWM 输入
- 集成引导加载二极管
- 击穿保护
- 符合 RoHS 绿色环保标准-无铅引脚镀层
- 无卤素

- 2 应用范围
- 超级本/笔记本 DC/DC 转换器

Tools &

- 多相 Vcore 和 DDR 解决方案
- 在网络互联、电信、和计算系统中的负载点同步降 压


3 说明

CSD97395Q4M NexFET™ 功率级的设计经过高度优 化,适用于高功率、高密度同步降压转换器。 这个产 品集成了驱动器集成电路 (IC) 和 NexFET 技术来完善 功率级开关功能。 此驱动器 IC 具有一个内置可选二极 管仿真功能,此功能可启用断续传导模式 (DCM) 运行 来提升轻负载效率。此外,驱动器 IC 支持 ULQ 模 式,此模式支持针对 Windows[®] 8 的联网待机功能。 借助于三态 PWM 输入,静态电流可减少至 130µA, 并支持立即响应。 当 SKIP# 保持在三态时, 电流可减 少至 8µA(恢复切换通常需要 20µs)。 这个组合在小 型 3.5 x 4.5mm 外形尺寸封装中实现具有高电流、高 效和高速开关功能的器件。 此外,印刷电路板 (PCB) 封装已经过优化,可帮助减少设计时间并简化总体系统 设计的完成。


嬰仳	信息 ⁽¹⁾
「おけた	旧芯、

订货编号	订货编号 封装 介质和数量					
CSD97395Q4M	SON 3.5mm x 4.5mm	13 英寸卷带	2500			
CSD97395Q4MT	塑料封装	7 英寸卷带	250			

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



典型功率级效率与功率损耗



目录

8

9

11

9.1 9.2

1	特性	
2	应用	范围1
3	说明	1
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 6
	7.3	Feature Description 6
	7.4	Device Functional Modes 8

4 修订历史记录

Changes from Original (December 2014) to Revision A

		www.ti.com.cn
Арр	lication and Implementation	9
8.1	Application Information	9
8.2	Typical Application	9
8.3	System Example	11

Layout 14

11.1 机械制图...... 16 11.2 建议印刷电路板 (PCB) 焊盘图案...... 17 11.3 建议模板开口...... 17

Layout Guidelines 14

Layout Example 14 9.3 Thermal Considerations 14 10 器件和文档支持...... 15 10.1 商标 15 10.2 静电放电警告...... 15 10.3 术语表 15 机械、封装和可订购信息......16


<i>i</i> E	Texas
Y	INSTRUMENTS

Page

2



5 Pin Configuration and Functions



Pin Functions

	PIN	DESCRIPTION				
NO.	NAME	DESCRIPTION				
1	SKIP#	This pin enables the Diode Emulation function. When this pin is held Low, Diode Emulation Mode is enabled for the Sync FET. When SKIP# is High, the CSD97395Q4M operates in Forced Continuous Conduction Mode. A tri-state voltage on SKIP# puts the driver into a very low power state.				
2	V _{DD}	Supply Voltage to Gate Drivers and internal circuitry.				
3	P _{GND}	Power Ground, Needs to be connected to Pin 9 and PCB				
4	V _{SW}	Voltage Switching Node – pin connection to the output inductor.				
5	V _{IN}	Input Voltage Pin. Connect input capacitors close to this pin.				
6	BOOT_R	Bootstrap capacitor connection. Connect a minimum 0.1 µF 16 V X5R, ceramic cap from BOOT to BOOT_R pins. The				
7	BOOT	bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is internally connected to V _{SW} .				
8	PWM	Pulse Width modulated 3-state input from external controller. Logic Low sets Control FET gate low and Sync FET gate high. Logic High sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if greater than the Tri-State Shutdown Hold-off Time (t_{3HT})				
9	P _{GND}	Power Ground				

CSD97395Q4M

ZHCSDL9A-DECEMBER 2014-REVISED MARCH 2015



www.ti.com.cn

6 Specifications

6.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$ (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V _{IN} to P _{GND}	-0.3	30	V
V_{SW} to P_{GND} , V_{IN} to V_{SW}	-0.3	30	V
V_{SW} to P_{GND} , V_{IN} to V_{SW} (<10 ns)	-7	33	V
V _{DD} to P _{GND}	-0.3	6	V
PWM, SKIP# to P _{GND}	-0.3	6	V
BOOT to P _{GND}	-0.3	35	V
BOOT to P _{GND} (<10 ns)	-2	38	V
BOOT to BOOT_R	-0.3	6	V
BOOT to BOOT_R (duty cycle <0.2%)		8	V
P _D Power Dissipation		8	W
T _J Operating Temperature	-40	150	°C
T _{stg} Storage temperature range	-55	150	°C

(1) Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatio discharge	Human Body Model (HBM) ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discharge	Charged Device Model (CDM) ⁽²⁾	±500	V	

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}C$ (unless otherwise noted)

			MIN	MAX	UNIT
V _{DD}	Gate Drive Voltage		4.5	5.5	V
V _{IN}	Input Supply Voltage ⁽¹⁾			24	V
I _{OUT}	Continuous Output Current $V_{IN} = 12 V, V_{DD} = 5 V, V_{OUT} = 1.8 V,$			25	А
I _{OUT-PK}	Peak Output Current ⁽³⁾	$f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu\text{H}^{(2)}$		60	А
fsw	Switching Frequency	$C_{BST} = 0.1 \ \mu F \ (min)$		2000	kHz
	On-Time Duty Cycle			85%	
	Minimum PWM On-Time		40		ns
	Operating Temperature		-40	125	°C

(1) Operating at high V_{IN} can create excessive AC voltage overshoots on the switch node (V_{SW}) during MOSFET switching transients. For reliable operation, the switch node (V_{SW}) to ground voltage must remain at or below the *Absolute Maximum Ratings*.

(2) Measurement made with six 10 µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across VIN to PGND pins.

(3) System conditions as defined in Note 2. Peak Output Current is applied for $t_p = 10$ ms, duty cycle $\leq 1\%$

6.4 Thermal Information

 $T_A = 25^{\circ}C$ (unless otherwise noted)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{ extsf{ heta}JC}$	Junction-to-Case Thermal Resistance (Top of package) ⁽¹⁾			22.8	°C / M
$R_{\theta J B}$	Junction-to-Board Thermal Resistance ⁽²⁾			2.5	°C/W

R_{0JC} is determined with the device mounted on a 1 inch² (6.45 cm²), 2 oz (0.071 mm thick) Cu pad on a 1.5 inch x 1.5 inch, 0.06 inch (1.52 mm) thick FR4 board.

(2) $R_{\theta JB}$ value based on hottest board temperature within 1 mm of the package.

6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{DD} = POR$ to 5.5V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
PLOSS					
Power Loss ⁽¹⁾		$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 15 \text{ A}, f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu\text{H}, T_J = 25^{\circ}\text{C}$	2.3		W
Power Loss ⁽²⁾		$V_{IN} = 19 \text{ V}, V_{DD} = 5 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{OUT} = 15 \text{ A}, f_{SW} = 500 \text{ kHz}, L_{OUT} = 0.29 \mu\text{H}, T_{J} = 25^{\circ}\text{C}$	2.5		W
Power Loss ⁽²⁾		V_{IN} = 19 V, V_{DD} = 5 V, V_{OUT} = 1.8 V, I_{OUT} = 15 A, f_{SW} = 500 kHz, L_{OUT} = 0.29 µH, T_{J} = 125°C	2.8		W
V _{IN}					
l _Q	VIN Quiescent Current	PWM=Floating, V_{DD} = 5 V, V_{IN} = 24 V		1	μA
V _{DD}					
	Standby Supply Current	PWM = Float, SKIP# = V_{DD} or 0 V	130		μA
I _{DD}	Standby Supply Current	SKIP# = Float	8		μA
I _{DD}	Operating Supply Current	PWM = 50% Duty cycle, f_{SW} = 500 kHz	8.2		mA
	RESET AND UNDERVOLTA	AGE LOCKOUT			
V _{DD} Rising	Power-On Reset			4.15	V
V _{DD} Falling	UVLO		3.7		V
	Hysteresis		0.2		mV
PWM AND S	KIP# I/O SPECIFICATIONS				
D	land land de see	Pull Up to V _{DD}	1700		10
RI	Input Impedance	Pull Down (to GND)	800		kΩ
V _{IH}	Logic Level High		2.65		
V _{IL}	Logic Level Low			0.6	.,
V _{IH}	Hysteresis		0.2		V
V _{TS}	Tri-State Voltage		1.3	2	
t _{THOLD(off1)}	Tri-state Activation Time (falling) PWM ⁽²⁾		60		
t _{THOLD(off2)}	Tri-state Activation Time (rising) PWM ⁽²⁾		60		ns
t _{TSKF}	Tri-state Activation Time (falling) SKIP# ⁽²⁾		1		
t _{TSKR}	Tri-state Activation Time (rising) SKIP# ⁽²⁾		1		μs
t _{3RD(PWM)}	Tri-state Exit Time PWM ⁽²⁾			100	ns
t _{3RD(SKIP#)}	Tri-state Exit Time SKIP# ⁽²⁾			50	μs
BOOTSTRA	P SWITCH	· · · · · · · · · · · · · · · · · · ·			
V _{FBST}	Forward Voltage	I _F = 10 mA	120	240	mV
I _{RLEAK}	Reverse Leakage ⁽²⁾	$V_{BST} - V_{DD} = 25 V$		2	μA

(1) Measurement made with six 10 μ F (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V_{IN} to P_{GND} pins. (2) Specified by design.


CSD97395Q4M ZHCSDL9A-DECEMBER 2014-REVISED MARCH 2015

7 Detailed Description

7.1 Overview

The CSD97395Q4M NexFET[™] Power Stage is a highly optimized design for use in a high-power, high-density synchronous buck converter.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Powering CSD97395Q4M and Gate Drivers

An external V_{DD} voltage is required to supply the integrated gate driver IC and provide the necessary gate drive power for the MOSFETS. A 1 μ F 10 V X5R or higher ceramic capacitor is recommended to bypass V_{DD} pin to P_{GND}. A bootstrap circuit to provide gate drive power for the Control FET is also included. The bootstrap supply to drive the Control FET is generated by connecting a 100 nF 16 V X5R ceramic capacitor between BOOT and BOOT_R pins. An optional R_{BOOT} resistor can be used to slow down the turn on speed of the Control FET and reduce voltage spikes on the V_{SW} node. A typical 1 Ω to 4.7 Ω value is a compromise between switching loss and V_{SW} spike amplitude.

7.3.2 Undervoltage Lockout (UVLO) Protection

The undervoltage lockout (UVLO) comparator evaluates the VDD voltage level. As V_{VDD} rises, both the Control FET and Sync FET gates hold actively low at all times until V_{VDD} reaches the higher UVLO threshold (V_{UVLO_H})., Then the driver becomes operational and responds to PWM and SKIP# commands. If VDD falls below the lower UVLO threshold ($V_{UVLO_H} - Hysteresis$), the device disables the driver and drives the outputs of the Control FET and Sync FET gates actively low. Figure 1 shows this function.

CAUTION

Do not start the driver in the very low power mode (SKIP# = Tri-state).



Feature Description (continued)





Figure 1. UVLO Operation

7.3.3 PWM Pin

The PWM pin incorporates an input tri-state function. The device forces the gate driver outputs to low when PWM is driven into the tri-state window and the driver enters a low power state with zero exit latency. The pin incorporates a weak pull-up to maintain the voltage within the tri-state window during low-power modes. Operation into and out of tri-state mode follows the timing diagram outlined in Figure 2.

When VDD reaches the UVLO_H level, a tri-state voltage range (window) is set for the PWM input voltage. The window is defined the PWM voltage range between PWM logic high (V_{IH}) and logic low (V_{IL}) thresholds. The device sets high-level input voltage and low-level input voltage threshold levels to accommodate both 3.3 V (typical) and 5 V (typical) PWM drive signals.

When the PWM exits tri-state, the driver enters CCM for a period of 4 μ s, regardless of the state of the SKIP# pin. Normal operation requires this time period in order for the auto-zero comparator to resume.





7.3.4 SKIP# Pin

The SKIP# pin incorporates the input tri-state buffer as PWM. The function is somewhat different. When SKIP# is low, the zero crossing (ZX) detection comparator is enabled, and DCM mode operation occurs if the load current is less than the critical current. When SKIP# is high, the ZX comparator disables, and the converter enters FCCM mode. When both SKIP# and PWM are tri-stated, normal operation forces the gate driver outputs low and the driver enters a low-power state. In the low-power state, the UVLO comparator remains off to reduce quiescent current. When SKIP# is pulled low, the driver wakes up and is able to accept PWM pulses in less than 50 µs.

Feature Description (continued)

Table 1 shows the logic functions of UVLO, PWM, SKIP#, the Control FET Gate and the Sync FET Gate.

		0			
UVLO	PWM	SKIP#	Sync FET Gate	Control FET Gate	MODE
Active	—	—	Low	Low	Disabled
Inactive	Low	Low	High ⁽¹⁾	Low	DCM ⁽¹⁾
Inactive	Low	High	High	Low	FCCM
Inactive	High	H or L	Low	High	
Inactive	Tri-state	H or L	Low	Low	LQ
Inactive	_	Tri-state	Low	Low	ULQ

Table 1. Logic Functions of the Driver IC

(1) Until zero crossing protection occurs.

7.3.4.1 Zero Crossing (ZX) Operation

The zero crossing comparator is adaptive for improved accuracy. As the output current decreases from a heavy load condition, the inductor current also reduces and eventually arrives at a *valley*, where it touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The SW pin detects the zero-current condition. When this zero inductor current condition occurs, the ZX comparator turns off the rectifying MOSFET.

7.3.5 Integrated Boost-Switch

To maintain a BST-SW voltage close to VDD (to get lower conduction losses on the high-side FET), the conventional diode between the VDD pin and the BST pin is replaced by a FET which is gated by the DRVL signal.

7.4 Device Functional Modes

Table 1 shows the different functional modes of CSD97395. The diode emulation mode is enabled with SKIP# pulled low, which improves light load efficiency. With PWM in tri-state, Power Stage enters LQ mode and the quiescent current is reduced to 130 μ A. When SKIP# is held in tri-state, ULQ mode is enabled and the current is decreased to 8 μ A.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The Power Stage CSD97395Q4M is a highly optimized design for synchronous buck applications using NexFET devices with a 5 V gate drive. The Control FET and Sync FET silicon are parametrically tuned to yield the lowest power loss and highest system efficiency. As a result, a rating method is used that is tailored towards a more systems centric environment. The high-performance gate driver IC integrated in the package helps minimize the parasitics and results in extremely fast switching of the power MOSFETs. System level performance curves such as Power Loss, SOA, and normalized graphs allow engineers to predict the product performance in the actual application.

8.2 Typical Application




Figure 3. Application Schematic

8.2.1 Application Curves

 $T_J = 125^{\circ}C$, unless stated otherwise.

CSD97395Q4M


ZHCSDL9A-DECEMBER 2014-REVISED MARCH 2015

Texas Instruments

www.ti.com.cn


Typical Application (continued)

 $T_J = 125^{\circ}C$, unless stated otherwise.





Typical Application (continued)



The Typical CSD97395Q4M System Characteristic curves are based on measurements made on a PCB design with dimensions of 4.0" (W) × 3.5" (L) × 0.062" (T) and 6 copper layers of 1 oz. copper thickness. See System Example for detailed explanation.

8.3 System Example

8.3.1 Power Loss Curves

MOSFET centric parameters such as $R_{DS(ON)}$ and Q_{gd} are primarily needed by engineers to estimate the loss generated by the devices. In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss performance curves. Figure 4 plots the power loss of the CSD97395Q4M as a function of load current. This curve is measured by configuring and running the CSD97395Q4M as it would be in the final application (see Figure 14). The measured power loss is the CSD97395Q4M device power loss which consists of both input conversion loss and gate drive loss. Equation 1 is used to generate the power loss curve.

Power Loss =
$$(V_{IN} \times I_{IN}) + (V_{DD} \times I_{DD}) - (V_{SW_{AVG}} \times I_{OUT})$$

The power loss curve in Figure 4 is measured at the maximum recommended junction temperature of $T_J = 125^{\circ}C$ under isothermal test conditions.

(1)

CSD97395Q4M ZHCSDL9A-DECEMBER 2014-REVISED MARCH 2015



System Example (continued)

8.3.2 SOA Curves

The SOA curves in the CSD97395Q4M datasheet give engineers guidance on the temperature boundaries within an operating system by incorporating the thermal resistance and system power loss. Figure 6 and Figure 7 outline the temperature and airflow conditions required for a given load current. The area under the curve dictates the safe operating area. All the curves are based on measurements made on a PCB design with dimensions of 4.0 inches (W) × 3.5 inches (L) × 0.062 inch (T) and 6 copper layers of 1 oz. copper thickness.

8.3.3 Normalized Curves

The normalized curves in the CSD97395Q4M data sheet give engineers guidance on the Power Loss and SOA adjustments based on their application specific needs. These curves show how the power loss and SOA boundaries will adjust for a given set of systems conditions. The primary Y-axis is the normalized change in power loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA curve. The change in power loss is a multiplier for the Power Loss curve and the change in temperature is subtracted from the SOA curve.




Figure 14. Power Loss Test Circuit



System Example (continued)

8.3.4 Calculating Power Loss and SOA

The user can estimate product loss and SOA boundaries by arithmetic means (see the Design Example). Though the Power Loss and SOA curves in this datasheet are taken for a specific set of test conditions, the following procedure will outline the steps engineers should take to predict product performance for any set of system conditions.

8.3.4.1 Design Example

Operating Conditions: Output Current (I_{OUT}) = 15 A, Input Voltage (V_{IN}) = 7 V, Output Voltage (V_{OUT}) = 1.5 V, Switching Frequency (f_{SW}) = 800 kHz, Output Inductor (L_{OUT}) = 0.2 μ H

8.3.4.2 Calculating Power Loss

- Typical Power Loss at 15 A = 2.8 W (Figure 4)
- Normalized Power Loss for switching frequency ≈ 1.02 (Figure 8)
- Normalized Power Loss for input voltage ≈ 1.07 (Figure 9)
- Normalized Power Loss for output voltage ≈ 0.94(Figure 10)
- Normalized Power Loss for output inductor ≈ 1.08 (Figure 11)
- Final calculated Power Loss = 2.8 W × 1.02 × 1.07 × 0.94 × 1.08 ≈ 3.1 W

8.3.4.3 Calculating SOA Adjustments

- SOA adjustment for switching frequency ≈ 0.3°C (Figure 8)
- SOA adjustment for input voltage ≈ 1.2°C (Figure 9)
- SOA adjustment for output voltage ≈ -1.1°C (Figure 10)
- SOA adjustment for output inductor ≈ 1.4 °C (Figure 11)
- Final calculated SOA adjustment = $0.3 + 1.2 + (-1.1) + 1.4 \approx 1.8^{\circ}C$




Figure 15. Power Stage CSD97395Q4M SOA

In the design example above, the estimated power loss of the CSD97395Q4M would increase to 3.1 W. In addition, the maximum allowable board and/or ambient temperature would have to decrease by 1.8°C. Figure 15 graphically shows how the SOA curve would be adjusted accordingly.

- 1. Start by drawing a horizontal line from the application current to the SOA curve.
- 2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
- 3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.

In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient temperature of 1.8°C. In the event the adjustment value is a negative number, subtracting the negative number would yield an increase in allowable board/ambient temperature.



9 Layout

9.1 Layout Guidelines


9.1.1 Recommended PCB Design Overview

There are two key system-level parameters that can be addressed with a proper PCB design: electrical and thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. Below is a brief description on how to address each parameter.

9.1.2 Electrical Performance

The CSD97395Q4M has the ability to switch at voltage rates greater than 10 kV/µs. Special care must be then taken with the PCB layout design and placement of the input capacitors, inductor and output capacitors.

- The placement of the input capacitors relative to V_{IN} and P_{GND} pins of CSD97395Q4M device should have the highest priority during the component placement routine. It is critical to minimize these node lengths. As such, ceramic input capacitors need to be placed as close as possible to the V_{IN} and P_{GND} pins (see Figure 16). The example in Figure 16 uses 1 × 1 nF 0402 25 V and 3 × 10 µF 1206 25 V ceramic capacitors (TDK Part # C3216X5R1C106KT or equivalent). Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias interconnecting both layers. In terms of priority of placement next to the Power Stage C5, C8 and C6, C19 should follow in order.
- The bootstrap cap C_{BOOT} 0.1 μ F 0603 16 V ceramic capacitor should be closely connected between BOOT and BOOT_R pins
- The switching node of the output inductor should be placed relatively close to the Power Stage CSD97395Q4M V_{SW} pins. Minimizing the V_{SW} node length between these two components will reduce the PCB conduction losses and actually reduce the switching noise level. ⁽¹⁾



9.2 Layout Example

Figure 16. Recommended PCB Layout (Top Down View)

9.3 Thermal Considerations

The CSD97395Q4M has the ability to use the GND planes as the primary thermal path. As such, the use of thermal vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of solder attach that will wick down the via barrel:

- Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
- Use the smallest drill size allowed in your design. The example in Figure 16 uses vias with a 10 mil drill hole and a 16 mil capture pad.
- Tent the opposite side of the via with solder-mask.

In the end, the number and drill size of the thermal vias should align with the end user's PCB design rules and manufacturing capabilities.

(1) Keong W. Kam, David Pommerenke, "EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis", University of Missouri – Rolla



10 器件和文档支持

10.1 商标

NexFET is a trademark of Texas Instruments. Windows is a registered trademark of Microsoft Corporation. All other trademarks are the property of their respective owners.

10.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

10.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。



CSD97395Q4M


ZHCSDL9A-DECEMBER 2014-REVISED MARCH 2015

www.ti.com.cn

11 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不 对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。


11.1 机械制图




DIM		毫米		英寸				
DIM	最小值		最大值	最小值	标称值	最大值		
А	0.800	0.900	1.000	0.031	0.035	0.039		
a1	0.000	0.000	0.080	0.000	0.000	0.003		
b	0.150	0.200	0.250	0.006	0.008	0.010		
b1	2.000	2.200	2.400	0.079	0.087	0.095		
b2	0.150	0.200	0.250	0.006	0.008	0.010		
c1	0.150	0.200	0.250	0.006	0.008	0.010		
D2	3.850	3.950	4.050	0.152	0.156	0.160		
E	4.400	4.500	4.600	0.173	0.177	0.181		
E1	3.400	3.500	3.600	0.134	0.138	0.142		
E2	2.000	2.100	2.200	0.079	0.083	0.087		
е		0.400 典型值		0.016 典型值				
К		0.300 典型值		0.012 典型值				
L	0.300	0.400	0.500	0.012	0.016	0.020		
L1	0.180	0.230	0.280	0.007	0.009	0.011		
θ	0.00	_		0.00	_	_		



11.2 建议印刷电路板 (PCB) 焊盘图案



11.3 建议模板开口



NOTE: 尺寸单位为 mm (英寸)。 模板厚度为 100µm。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CSD97395Q4M	ACTIVE	VSON-CLIP	DPC	8	2500	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 150	97395M	Samples
CSD97395Q4MT	ACTIVE	VSON-CLIP	DPC	8	250	RoHS-Exempt & Green	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 150	97395M	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Apr-2024



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	b									r.		t.
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD97395Q4M	VSON- CLIP	DPC	8	2500	330.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1
CSD97395Q4MT	VSON- CLIP	DPC	8	250	180.0	12.4	3.71	4.71	1.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

18-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD97395Q4M	VSON-CLIP	DPC	8	2500	346.0	346.0	33.0
CSD97395Q4MT	VSON-CLIP	DPC	8	250	210.0	185.0	35.0

重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司