







CD54HC00, CD74HC00

ZHCSN66D - JANUARY 1998 - REVISED JANUARY 2021

# CDx4HC00 四路 2 输入与非门

## 1 特性

缓冲输入

宽工作电压范围:2V至6V

• 宽工作温度范围: - 55°C 至 +125°C

• 支持多达 10 个 LSTTL 负载的扇出

• 与 LSTTL 逻辑 IC 相比,可显著降低功耗

### 2 应用

• 警报/篡改检测电路

• S-R 锁存器

### 3 说明


此器件包含四个独立的 2 输入与非门。每个逻辑门以 正逻辑执行布尔函数

 $Y = \overline{A B}_{\circ}$ 

#### **哭**件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 ( 标称值 )								
CD74HC00D	SOIC (14)	8.65mm × 3.90mm								
CD74HC00N	PDIP (14)	19.30mm × 6.40mm								
CD54HC00J	CDIP (14)	19.94 mm × 7.62 mm								

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



器件功能引脚排列



### **Table of Contents**

1 特性	1	8.4 Standard CMOS Inputs	8
. · · · 2 应用		8.5 Clamp Diode Structure	8
- <i>—</i> 3 说明		8.6 Device Functional Modes	9
4 Revision History		9 Application and Implementation	10
5 Pin Configuration and Functions		9.1 Application Information	10
Pin Functions		9.2 Typical Application	10
6 Specifications		10 Power Supply Recommendations	13
6.1 Absolute Maximum Ratings		11 Layout	13
6.2 ESD Ratings		11.1 Layout Guidelines	13
6.3 Recommended Operating Conditions		11.2 Layout Example	13
6.4 Thermal Information		12 Device and Documentation Support	14
6.5 Electrical Characteristics		12.1 Documentation Support	14
6.6 Switching Characteristics		12.2 接收文档更新通知	14
6.7 Operating Characteristics		12.3 支持资源	14
6.8 Typical Characteristics		12.4 Trademarks	
7 Parameter Measurement Information		12.5 静电放电警告	14
8 Detailed Description		12.6 术语表	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	15
8.3 Balanced CMOS Push-Pull Outputs			
- 1			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

• 更新至全新的数据表格式	ry 2021) Page
~\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1
• HCT 器件移至新数据表 (SCHS398)	1
* R $_{\theta}$ JA increased for the D package from 86 to 133.6 $^{\circ}\text{C/W}$ and decreased	
°C/W	5

## **5 Pin Configuration and Functions**




图 5-1. D, N, or J Package 14-Pin SOIC, PDIP, or CDIP Top View

### **Pin Functions**

	PIN I/O		DESCRIPTION			
NAME	NO.	- 1/0	DESCRIPTION			
1A	1	Input	Channel 1, Input A			
1B	2	Input	Channel 1, Input B			
1Y	3	Output	Channel 1, Output Y			
2A	4	Input	Channel 2, Input A			
2B	5	Input	Channel 2, Input B			
2Y	6	Output	Channel 2, Output Y			
GND	7	_	Ground			
3Y	8	Output	Channel 3, Output Y			
3A	9	Input	Channel 3, Input A			
3B	10	Input	Channel 3, Input B			
4Y	11	Output	Channel 4, Output Y			
4A	12	Input	Channel 4, Input A			
4B	13	Input	Channel 4, Input B			
V <sub>CC</sub>	14	_	Positive Supply			



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$		±20	mA
l <sub>ok</sub>	Output clamp current <sup>(2)</sup>	V <sub>O</sub> < - 0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V		±20	mA
Io	Continuous output current	Continuous output current $V_O > -0.5 \text{ V or } V_O < V_{CC} + 0.5 \text{ V}$			
	Continuous current through V <sub>CC</sub> or GND	·		±50	mA
т	Junction temperature <sup>(3)</sup>	Plastic package		150	°C
$T_J$	Juniculon temperature	Hermetic package or die		175	C
	Lead temperature (soldering 10s)	SOIC - lead tips only		300	°C
T <sub>stg</sub>	Storage temperature	·	- 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

- (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) Guaranteed by design.

### 6.2 ESD Ratings

			VALUE	UNIT
CD74HC00	IN D (SOIC) PACKAGE			
V	Electrostatio discharge	Human-body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT			
V <sub>CC</sub>	Supply voltage		2		6	V			
		V <sub>CC</sub> = 2 V	1.5						
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15						
		V <sub>CC</sub> = 6 V	4.2						
		V <sub>CC</sub> = 2 V			0.5				
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 4.5 V			1.35				
		V <sub>CC</sub> = 6 V			1.8				
VI	Input voltage		0		V <sub>CC</sub>	V			
Vo	Output voltage		0		V <sub>CC</sub>	V			
		V <sub>CC</sub> = 2 V			1000				
t <sub>t</sub>	Input transition time	V <sub>CC</sub> = 4.5 V			500	ns			
		V <sub>CC</sub> = 6 V			400				

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

www.ti.com.cn

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM M	AX	UNIT
T <sub>A</sub>	Operating free-air temperature	- 55		125	°C

#### **6.4 Thermal Information**

		CD74			
	THERMAL METRIC <sup>(1)</sup>	N (PDIP)	D (SOIC)	UNIT	
		14 PINS	14 PINS	_	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	69.5	133.6	°C/W	
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	57.6	89.0	°C/W	
R <sub>0</sub> JB	Junction-to-board thermal resistance	49.3	89.5	°C/W	
Ψлт	Junction-to-top characterization parameter	37.6	45.5	°C/W	
Ψ ЈВ	Junction-to-board characterization parameter	49.1	89.1	°C/W	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### **6.5 Electrical Characteristics**

over operating free-air temperature range; typical values measured at  $T_A$  = 25°C (unless otherwise noted).

							Opera	ting free-	air tem	peratur	e (T <sub>A</sub> )																											
P	PARAMETER	TEST CONDITIONS		V <sub>cc</sub>		25°C		- 40°C to 85°C			- 55°	C to 12	5°C	UNIT																								
					MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX																									
	High-level output voltage	$I_{OH} = -20$ High-level $V_{I} = V_{IH}$ or		2 V	1.9			1.9			1.9																											
			4.5 V	4.4			4.4			4.4																												
			μ, τ	6 V	5.9			5.9			5.9																											
V <sub>OH</sub>		V <sub>IL</sub>	I <sub>OH</sub> = -4 mA	4.5 V	3.98			3.84			3.7			V																								
			I <sub>OH</sub> = - 5.2 mA	6 V	5.48			5.34			5.2																											
		pw-level output $V_{I} = V_{IH}$ or $V_{IL}$ $I_{O}$	I <sub>OL</sub> = 20 μΑ		2 V			0.1			0.1			0.1																								
				4.5 V			0.1			0.1			0.1																									
V <sub>OL</sub>			= V <sub>IH</sub> or	6 V			0.1			0.1			0.1	V																								
I OL	voltage		V <sub>IL</sub>	$V_{IL}$									Ľ	Ľ	<u>'</u>	L'	<u>_'</u>				V <sub>IL</sub>		<u>'</u>	<u>_'</u>	V <sub>IL</sub>	10	I <sub>OL</sub> = 4 mA	4.5 V			0.26			0.33			0.4	
			I <sub>OL</sub> = 5.2 mA	6 V			0.26			0.33			0.4																									
II	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND		6 V			±0.1			±1			±1	μA																								
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	I <sub>O</sub> = 0	6 V			2			20			40	μA																								
C <sub>i</sub>	Input capacitance			5 V			10			10			10	pF																								



### **6.6 Switching Characteristics**

over operating free-air temperature range; typical values measured at TA = 25°C (unless otherwise noted).

			то	TEST	TEST	Operating free-air temperature (T <sub>A</sub> )																	
	PARAMETER	FROM		то	CONDITIO			-	TO CONDITIO		_			Vcc		25°C		- 40	°C to 8	35°C	- 55°	C to 1	25°C
				NS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX									
					2 V			90			115			135									
	Propagation delay	A or B Y	Υ	Y $C_L = 50 \text{ pF}$	4.5 V			18			23			27	no								
t <sub>pd</sub>					6 V			15			20			23	ns								
		A or B	Υ	C <sub>L</sub> = 15 pF	5 V		7																
	Transition-time				2 V			75			95	18		110									
t <sub>t</sub>		Y C <sub>L</sub> = 50 p	C <sub>L</sub> = 50 pF	4.5 V			15			19			22	ns									
					6 V			13			16			19									


### **6.7 Operating Characteristics**


over operating free-air temperature range; typical values measured at  $T_A = 25$ °C (unless otherwise noted).

	1 3 1	3 , 11		- (		
	PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX UNIT
$C_{pd}$	Power dissipation capacitanc per gate	No load	5 V		25	pF

### **6.8 Typical Characteristics**

 $T_A = 25^{\circ}C$ 








### 7 Parameter Measurement Information

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.


For clock inputs,  $f_{\text{max}}$  is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

### 图 7-1. Load Circuit for Push-Pull Outputs



(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

#### 图 7-2. Voltage Waveforms, Propagation Delays



(1) The greater between  $t_{\text{r}}$  and  $t_{\text{f}}$  is the same as  $t_{\text{t}}$ .

图 7-3. Voltage Waveforms, Input and Output Transition Times

### 8 Detailed Description

#### 8.1 Overview

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function  $Y = \overline{A B}$  in positive logic.

#### 8.2 Functional Block Diagram




图 8-1. Logic Diagram (Positive Logic) for the CD74HC00

#### 8.3 Balanced CMOS Push-Pull Outputs

This device includes balanced CMOS push-pull outputs. The term "balanced" indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

Unused push-pull CMOS outputs should be left disconnected.

#### 8.4 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law  $(R = V \div I)$ .

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in Implications of Slow or Floating CMOS Inputs.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at  $V_{CC}$  or GND. If a system will not be actively driving an input at all times, a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors, however a  $10-k\,\Omega$  resistor is recommended and will typically meet all requirements.

#### 8.5 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in Electrical Placement of Clamping Diodes for Each Input and Output.

#### **CAUTION**

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output

### 8.6 Device Functional Modes

表 8-1. Function Table

INP	UTS	OUTPUT				
Α	В	Y				
Н	Н	L				
L	X	Н				
X	L	Н				

### 9 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 9.1 Application Information

In this application, the CD74HC00 用于创建 SR 锁存器。可以对第二个低电平有效的 SR 锁存器使用两个额外的逻辑门,将它们分别用于各自的逻辑函数,或者可将输入接地且两个通道均未使用。该器件用于驱动篡改指示灯 LED 并为系统控制器提供一位数据。当防拆开关输出低电平时,输出 Q 变为高电平。此输出保持高电平,直到系统控制器处理该事件并向 R 输入发送低电平信号,使 Q 输出恢复至低电平。

#### 9.2 Typical Application




图 9-1. Typical application diagram

#### 9.2.1 Design Requirements

#### 9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the CD74HC00 plus the maximum static supply current,  $I_{CC}$ , listed in *Electrical Characteristics* and any transient current required for switching. The logic device can only source as much current as is provided by the positive supply source. Be sure not to exceed the maximum total current through  $V_{CC}$  listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the CD74HC00 plus the maximum supply current, I<sub>CC</sub>, listed in *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current as can be sunk into its ground connection. Be sure not to exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The CD74HC00 can drive a load with a total capacitance less than or equal to 50pF while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 50pF.

The CD74HC00 can drive a load with total resistance described by  $R_L \ge V_O / I_O$ , with the output voltage and current defined in the *Electrical Characteristics* table with  $V_{OH}$  and  $V_{OL}$ . When outputting in the high state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the  $V_{CC}$  pin.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

Total power consumption can be calculated using the information provided in CMOS Power Consumption and Cpd Calculation.

Thermal increase can be calculated using the information provided in Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices.

#### **CAUTION**

The maximum junction temperature,  $T_{J(max)}$  listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

#### 9.2.1.2 Input Considerations

Input signals must cross  $V_{IL(max)}$  to be considered a logic LOW, and  $V_{IH(min)}$  to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the CD74HC00, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k  $\Omega$  resistor value is often used due to these factors.

The CD74HC00 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

#### 9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the  $V_{OH}$  specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V<sub>CC</sub> or ground.

Refer to Feature Description section for additional information regarding the outputs for this device.

#### 9.2.2 Detailed Design Procedure


- Add a decoupling capacitor from V<sub>CC</sub> to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V<sub>CC</sub> and GND pins. An example layout is shown in the *Layout* section.
- 2. Ensure the capacitive load at the output is ≤ 50pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the CD74HC00 to the receiving device(s).
- 3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_{O(max)})$   $\Omega$ . This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation.

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback



### 9.2.3 Application Curve





### 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in given example layout image.

### 11 Layout

### 11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V<sub>CC</sub>, whichever makes more sense for the logic function or is more convenient.

### 11.2 Layout Example




图 11-1. Example layout for the CD74HC00.



### 12 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 12.1 Documentation Support

### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 12.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 2-Dec-2023

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC00F	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC00F	Samples
CD54HC00F3A	ACTIVE	CDIP	J	14	25	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8403701CA CD54HC00F3A	Samples
CD74HC00E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC00E	Samples
CD74HC00EE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC00E	Samples
CD74HC00M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-55 to 125	HC00M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

### PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2023

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC00, CD74HC00:

Catalog : CD74HC00

Military : CD54HC00

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Mar-2024

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC00M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

www.ti.com 17-Mar-2024



### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CD74HC00M96	SOIC	D	14	2500	367.0	367.0	38.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Mar-2024

### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC00E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00E	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00EE4	N	PDIP	14	25	506	13.97	11230	4.32
CD74HC00EE4	N	PDIP	14	25	506	13.97	11230	4.32

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



# D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# N (R-PDIP-T\*\*)

## PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司