

ADS7955-Q1

ZHCS622-DECEMBER 2011

	8通道,单端,微功率,串口ADC				
	说明				
• 符合汽车应用要求	ADS7955-Q1是一款10位多通道模数转换器。				
1MHz采样率串行器件 10位分辨率 零等待时间 20MHz串口 模拟电源范围: 2.7V至5.25V	此器件包括一个基于逐次逼近寄存器(SAR) A/D转换器 的电容器,此转换器具有固有的采样和保持。 此器件接受宽范围的模拟电源电压(2.7V至5.25V)。 极低的功耗使得此器件适合于电池供电和独立电源供电 的应用。				
 I/O电源范围: 1.7V至5.25V 2个SW可选单极,输入范围: 0 至 2.5V 和 0 至 5V 通道选择的自动和手动模式 	1.7V至5.25V的宽电源电压范围使得无粘接接口与大多数广泛使用的CMOS数字主机间的连接更加便捷。				
 8通道器件可共享16通道器件封装 每通道2个可编程警报级别 薄型小尺寸(TSSOP)封装器件的4个分别可配置通 	为了便于与微控制器和数字信号处理器(DSP)的连接, 此出口受 CS 和SCLK控制。				
 用输入和输出接口(GPIO) 典型功率耗散值: 1MSPS下为14.5 mW (+VA = 5 V, +VBD = 3 V) 断电电流(1µA) 	此输入信号在CS的下降边沿上进行采样。它使 用SCLK进行转换,串行数据输出,和读取串行数据。 此器件可实现对预先选择的通道进行自动排序或者为下 一个转换周期手工选择一个通道。				
 ・ 输入带宽(3db时为47MHz) ・ 30引脚TSSOP封装 应用范围 	共有2个软件可选输入范围(0V-2.5V和0V- 5V),4个独立配置的GPIO,和每个通道上的2个可编 程警报阀值。这些特性使得此器件适合于大多数数据				
 可编程逻辑控制器(PLC)/进程间通信(IPC) 电池供电系统 医疗仪表 数字电源 触摸屏控制器 	采集应用。 此器件提供一个引人注意的断电特性。 当此器件运行 在较低转换速度时,此特性非常有助于节能。				

- 高速数据采集系统
- 高速闭合回路系统



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ADS7955-Q1

180




ZHCS622-DECEMBER 2011

www.ti.com.cn

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ADS7955-Q1 BLOCK DIAGRAM



NOTE: n* is number of channels (16,12,8, or 4) depending on the device from the ADS79XX product family.

NOTE: 4 number of GPIO are available in TSSOP package device.

ORDERING INFORMATION - 10-BIT

T _A	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES AT RESOLUTION (BIT)	NUMBER OF CHANNELS	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	±0.5	±0.5	10	8	30 pin TSSOP - DBT	ADS7955QDBTRQ1	ADS7955Q1

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

	VALUE	UNIT
AINP or CHn to AGND	-0.3 to +VA +0.3	V
+VA to AGND, +VBD to BDGND	-0.3 to +7.0	V
Digital input voltage to BDGND	-0.3 to (7.0)	V
Digital output to BDGND	–0.3 to (+VA + 0.3)	V
Operating temperature range	-40 to 125	°C
Storage temperature range	-65 to 150	°C
Junction temperature	150	°C
Power dissipation	$(T_J Max - T_A)/\theta_{JA}$	
DBT packaged versions rated for MSL3 260C per JSTD-020 specifications		
Human Body Model (HBM) ESD, Class H2 per Q100-002	2	kV
Machine Model (MM) ESD, Class M2 per Q100-003	200	V
Charged Device Model (CDM) ESD, Class C3B2 per Q100-011	Maximum withstand voltage > 500 to ≤ to 750 V with corner pins > 750	V
Latch up (per JESD78)	Class I	

(1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



www.ti.com.cn

THERMAL INFORMATION

		ADS7955-Q1	
	THERMAL METRIC ⁽¹⁾	DBT	UNITS
		30 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	89.83	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	22.94	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	43.13	°C/W
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	0.77	C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	42.52	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	22.94	

(1) 有关传统和新的热度量的更多信息,请参阅 /C 封装热度量 应用报告 SPRA953。

(3) 通过在封装顶部进行冷板测试仿真来获得结到芯片外壳(顶部)热阻。 不存在特定的 JEDEC 标准测试,但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。

(4) 按照 JESD51-8 中的说明,通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结到电路板热阻。
 (5) 结到顶部的表征参数(ψ_{JT})估算真实系统中器件的结温,并使用 JESD51-2a(第6章和第7章)中描述的程序从从得到 θ_{JA}的仿真数据中

~ 提取出该参数。 (6) 结到电路板的表征参数(ψ_{JB}) 估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第7 章)中描述的程序从从得到 θ_{JA} 的仿真数据

中提取出该参数。 (7) 通过在裸(电源)焊盘上进行冷板测试仿真来获得结到芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准测试,但在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

ELECTRICAL CHARACTERISTICS

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V ± 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input span ⁽¹⁾	Range 1	0		Vref	V
	Range 2 while 2Vref ≤ +VA	0		2*Vref	V
Absolute input range	Range 1	-0.20		VREF +0.20	V
Absolute input range	Range 2 while 2Vref ≤ +VA	-0.20		2*VREF +0.20	V
Input capacitance			15		ρF
Input leakage current	$T_A = 125^{\circ}C$		61		nA
SYSTEM PERFORMANCE					
Resolution			10		Bits
No missing codes		10			Bits
Integral linearity		-0.5	±0.2	0.5	LSB ⁽²⁾
Differential linearity		-0.5	±0.2	0.5	LSB
Offset error ⁽³⁾		–1.5	±0.5	1.5	LSB
	Range 1	-1	±0.1	1	LSB
Gain error	Range 2		±0.1		LOD
SAMPLING DYNAMICS					
Conversion time	20 MHz SCLK			800	nSec
Acquisition time		325			nSec
Maximum throughput rate	20 MHz SCLK			1.0	MHz
Aperture delay			5		nsec
Step response			150		nsec
Over voltage recovery			150		nsec

(1) Ideal input span; does not include gain or offset error.

(2) LSB means Least Significant Bit.

(3) Measured relative to an ideal full-scale input



ELECTRICAL CHARACTERISTICS (continued)

+VA = 2.7 V to 5.25 V, +VBD = 1.7 V to 5.25 V, V_{ref} = 2.5 V ± 0.1 V, T_A = -40°C to 125°C, f_{sample} = 1 MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT	
DYNAMIC CHARAC	TERISTICS					
Total harmonic distor	tion ⁽⁴⁾	100 kHz		-80		dB
Signal-to-noise ratio		100 kHz	60			dB
Signal-to-noise + dist	ortion	100 kHz	60			
Spurious free dynami	ic range	100 kHz		82		dB
Full power bandwidth	l	At –3 dB		47		MHz
		Any off-channel with 100kHz, Full-scale input to channel being sampled with DC input.		-95		
Channel-to-channel c	crosstalk	From previously sampled to channel with 100kHz, Full-scale input to channel being sampled with DC input.		-85		dB
EXTERNAL REFERE	ENCE INPUT					
V _{ref} reference voltage	at REFP		2.0	2.5	3.0	V
Reference resistance				100		kΩ
ALARM SETTING					4	
Higher threshold rang	je		000		FFC	Hex
Lower threshold rang	e		000		FFC	Hex
DIGITAL INPUT/OUT	TPUT					
Logic family		CMOS				
V	, IH		0.7*(+VBD)			
V	, IL	+VBD = 5 V			0.8	
Logic level V	, IL	+VBD = 3 V			0.4	V
V	он	At I _{source} = 200 µA	Vdd-0.2			
	OL	At I _{sink} = 200 μA	0.4			
Data format MSB first	t		MSI	B First		
POWER SUPPLY RE	EQUIREMENTS		•			
+VA supply voltage			2.7	3.3	5.25	V
+VBD supply voltage			1.7	3.3	5.25	V
		At +VA = 2.7 to 3.6 V and 1MHz throughput		1.8		mA
•		At +VA = 2.7 to 3.6 V static state		1.05	1	mA
Supply current (norma	al mode)	At +VA = 4.7 to 5.25 V and 1 MHz throughput		2.3	3	mA
		At +VA = 4.7 to 5.25 V static state		1.1	1.5	mA
Power-down state su	pply current			1		μA
+VBD supply current		+VA = 5.25V, f _s = 1MHz		1		mA
Power-up time					1	µSec
Invalid conversions after power up or reset					1	Numbe
TEMPERATURE RA	NGE				1	
Specified performanc	e		-40		125	°C

(4) Calculated on the first nine harmonics of the input frequency.



ADS7955-Q1

www.ti.com.cn

ZHCS622-DECEMBER 2011

TIMING REQUIREMENTS (see Figure 7 and Figure 8)

All specifications typical at -40° C to 125° C +VA = 2.7 V to 5.25 V (unless otherwise specified)

	PARAMETER	TEST CONDITIONS ⁽¹⁾ ⁽²⁾	MIN	TYP	MAX	UNIT
		+VBD = 1.8 V			16	
conv	Conversion time	+VBD = 3 V			16	SCLK
		+VBD = 5 V			16	
		+VBD = 1.8 V	40			
q	Minimum quiet sampling time needed from bus 3-state to start of next conversion	+VBD = 3 V	40			ns
		+VBD = 5 V	40			
		+VBD = 1.8 V			38	
d1	Delay time, \overline{CS} low to first data (DO–15) out	+VBD = 3 V			27	ns
		+VBD = 5 V			17	
		+VBD = 1.8 V	8			
su1	Setup time, \overline{CS} low to first rising edge of SCLK	+VBD = 3 V	6			ns
		+VBD = 5 V	4			
		+VBD = 1.8 V			35	
d2	Delay time, SCLK falling to SDO next data bit valid	+VBD = 3 V			27	ns
		+VBD = 5 V			17	
		+VBD = 1.8 V	7			
h1	Hold time, SCLK falling to SDO data bit valid	+VBD = 3 V	5			ns
		+VBD = 5 V	3			
		+VBD = 1.8 V			26	
d3	Delay time, 16 th SCLK falling edge to SDO 3-state	+VBD = 3 V			22	ns
		+VBD = 5 V			13	
		+VBD = 1.8 V	2			
su2	Setup time, SDI valid to rising edge of SCLK	+VBD = 3 V	3			ns
		+VBD = 5 V	4			
		+VBD = 1.8 V	12			
h2	Hold time, rising edge of SCLK to SDI valid	+VBD = 3 V	10			ns
		+VBD = 5 V	6			
		+VBD = 1.8 V	20			
w1	Pulse duration \overline{CS} high	+VBD = 3 V	20			ns
	-	+VBD = 5 V	20			
		+VBD = 1.8 V			24	
d4	Delay time \overline{CS} high to SDO 3-state	+VBD = 3 V			21	ns
	, ,	+VBD = 5 V			12	
		+VBD = 1.8 V	20			
wh	Pulse duration SCLK high	+VBD = 3 V	20			ns
	-	+VBD = 5 V	20			
		+VBD = 1.8 V	20			
wl	Pulse duration SCLK low	+VBD = 3 V	20			ns
•••		+VBD = 5 V	20			-
		+VBD = 1.8 V			20	
	Frequency SCLK	+VBD = 3 V			20	MHz
		+VBD = 5 V			20	


1.8V specifications apply from 1.7V to 1.9V, 3V specifications apply from 2.7V to 3.6V, 5V specifications apply from 4.75V to 5.25V.
 With 50-pF load

TEXAS INSTRUMENTS

www.ti.com.cn

DEVICE INFORMATION

PIN CONFIGURATION (TOP VIEW)



TERMINAL FUNCTIONS - TSSOP PACKAGE

DEVICE NAME			
ADS7955-Q1	PIN NAME	I/O	FUNCTION
PIN NO.			
REFERENCE			
4	REFP	I	Reference input
3	REFM	I	Reference ground
ADC ANALOG IN	IPUT		
8	AINP	I	Signal input to ADC
9	AINM	I	ADC input ground
MULTIPLEXER			
7	MXO	0	Multiplexer output
20	Ch0	I	
19	Ch1	I	
18	Ch2	I	
17	Ch3	I	
14	Ch4	I	
13	Ch5	I	
12	Ch6	I	
11	Ch7	I	Analog shannola far multiplayar
-	Ch8	I	Analog channels for multiplexer
-	Ch9	I	
-	Ch10	I	
-	Ch11	I	
-	Ch12	I	
-	Ch13	I	
-	Ch14	I	
-	Ch15	I	
DIGITAL CONTR	OL SIGNALS	·	
23	CS	I	Chip select input
24	SCLK	I	Serial clock input
25	SDI	I	Serial data input



ADS7955-Q1


ZHCS622-DECEMBER 2011

www.ti.com.cn

TERMINAL FUNCTIONS - TSSOP PACKAGE (continued)

DEVICE NAME					
ADS7955-Q1	PIN NAME	I/O	FUNCTION		
PIN NO.					
26	SDO	0	Serial data output		
GENERAL PURP	OSE INPUTS / OUTI	PUTS: These pins	have programmable dual functionality. Refer to Table 8 for functionality		
29	GPIO0	I/O	General purpose input or output		
	High alarm or High/Low alarm	0	Active high output indicating high alarm or high/low alarm depending on programming		
30	GPIO1	I/O	General purpose input or output		
	Low alarm	0	Active high output indicating low alarm		
1	GPIO2	I/O	General purpose input or output		
	Range	Ι	Selects range: High -> Range 2 / Low -> Range 1		
2	GPIO3	I/O	General purpose input or output		
	PD	Ι	Active low power down input		
POWER SUPPLY	AND GROUND				
5, 21	+VA	_	Analog power supply		
6, 10, 22	AGND		Analog ground		
28	+VBD		Digital I/O supply		
27	BDGND		Digital ground		
NC PINS					
15, 16	—	_	Pins internally not connected, do not float these pins		








www.ti.com.cn

DETAILED DESCRIPTION

DEVICE OPERATION

The ADS7955-Q1 is a 10-bit 8-channel device. Figure 7 and Figure 8 show device operation timing. Device operation is controlled with CS, SCLK, and SDI. The device outputs its data on SDO.



GPI status is latched in on \overline{CS} falling edge and transferred to SDO frame n

Figure 7. Device Operation Timing Diagram

Each frame begins with the falling edge of \overline{CS} . With the falling edge of \overline{CS} , the input signal from the selected channel is sampled, and the conversion process is initiated. The device outputs data while the conversion is in progress. The 16-bit data word contains a 4-bit channel address, followed by a 12-bit conversion result in MSB first format. There is an option to read the GPIO status instead of the channel address. (Refer to Table 1, Table 2, and Table 5 for more details.)

The device selects a new multiplexer channel on the second SCLK falling edge. The acquisition phase starts on the fourteenth SCLK rising edge. On the next \overline{CS} falling edge the acquisition phase will end, and the device starts a new frame.

The TSSOP packaged device has four *General Purpose IO* (GPIO) pins, QFN versions have only one GPIO. These four pins can be individually programmed as GPO or GPI. It is also possible to use them for preassigned functions, refer to Table 10. GPO data can be written into the device through the SDI line. The device refreshes the GPO data on the CS falling edge as per the SDI data written in previous frame.

Similarly the device latches GPI status on the \overline{CS} falling edge and outputs the GPI data on the SDO line (if GPI read is enabled by writing DI04=1 in the previous frame) in the same frame starting with the \overline{CS} falling edge.

ZHCS622-DECEMBER 2011




Figure 8. Serial Interface Timing Diagram for 10-Bit Devices

The falling edge of \overline{CS} clocks out DO-15 (first bit of the four bit channel address), and remaining address bits are clocked out on every falling edge of SCLK until the third falling edge. The conversion result MSB is clocked out on the 4th SCLK falling edge and LSB on the 15th/13th/11th falling edge respectively for the 10-bit device. On the 16th falling edge of SCLK, SDO goes to the 3-state condition. The conversion ends on the 16th falling edge of SCLK.

The device reads a sixteen bit word on the SDI pin while it outputs the data on the SDO pin. SDI data is latched on every rising edge of SCLK starting with the 1st clock as shown in Figure 8.

CS can be asserted (pulled high) only after 16 clocks have elapsed.

The device has two (high and low) programmable alarm thresholds per channel. If the input crosses these limits; the device flags out an alarm on GPIO0/GPIO1 depending on the GPIO program register settings (refer to Table 10). The alarm is asserted (under the alarm conditions) on the 12th falling edge of SCLK in the same frame when a data conversion is in progress. The alarm output is reset on the 10th falling edge of SCLK in the next frame.

The device offers a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DI05 = 1 in the mode control register (refer to Table 1, Table 2, and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO in the case of the TSSOP packaged device. GPIO3 can act as the PD input (refer to Table 10, to assign this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 (PD) = 0. The device will power up again on the CS falling edge with DI05 = 0 in the mode control register and GPIO3 (PD) = 1.

CHANNEL SEQUENCING MODES

There are three modes for channel sequencing, namely *Manual mode*, *Auto-1 mode*, *Auto-2 mode*. Mode selection is done by writing into the *control register* (refer to Table 1, Table 2, and Table 5). A new multiplexer channel is selected on the second falling edge of SCLK (as shown in Figure 7) in all three modes.

Manual mode: When configured to operate in Manual mode, the next channel to be selected is programmed in each frame and the device selects the programmed channel in the next frame. On powerup or after reset the default channel is 'Channel-0' and the device is in Manual mode.

Auto-1 mode: In this mode the device scans pre-programmed channels in ascending order. A new multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming the channel sequence. Table 3 and Table 4 show Auto-1 'program register' settings.

Once programmed the device retains 'program register' settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter the Auto-1 mode any number of times without disturbing 'program register' settings.

The Auto-1 program register is reset to FFF/FF/FF/F hex for the 8 channel device upon device powerup or reset; implying the device scans all channels in ascending order.



Auto-2 mode: In this mode the user can configure the program register to select the last channel in the scan sequence. The device scans all channels from channel 0 up to and including the last channel in ascending order. The multiplexer channel is selected every frame on the second falling edge of SCLK. There is a separate 'program register' for pre-programming of the last channel in the sequence (multiplexer depth). Table 6 lists the 'Auto-2 prog' register settings for selection of the last channel in the sequence.

Once programmed the device retains program register settings until the device is powered down, reset, or reprogrammed. It is allowed to exit and re-enter Auto-2 mode any number of times, without disturbing the 'program register' settings.

On powerup or reset the bits D9-D6 of the Auto-2 program register are reset to 7 hex for the 8 channel device; implying the device scans all channels in ascending order.

DEVICE PROGRAMMING AND MODE CONTROL

The following section describes device programming and mode control. These devices feature two types of registers to configure and operate the devices in different modes. These registers are referred as 'Configuration Registers'. There are two types of 'Configuration Registers' namely 'Mode control registers' and 'Program registers'.

Mode Control Register

A 'Mode control register' is configured to operate the device in one of three channel sequencing modes, namely Manual mode, Auto-1 Mode, Auto-2 Mode. It is also used to control user programmable features like range selection, device power-down control, GPIO read control, and writing output data into the GPIO.

Program Registers


The 'Program registers' are used for device configuration settings and are typically programmed once on powerup or after device reset. There are different program registers such as 'Auto-1 mode programming' for pre-programming the channel sequence, 'Auto-2 mode programming' for selection of the last channel in the sequence, 'Alarm programming' for all 16 channels (8 channels) and GPIO for individual pin configuration as GPI or GPO or a pre-assigned function.

DEVICE POWER-UP SEQUENCE

The device power-up sequence is shown in Figure 9. Manual mode is the default power-up channel sequencing mode and Channel-0 is the first channel by default. As explained previously, these devices offer Program Registers to configure user programmable features like GPIO, Alarm, and to pre-program the channel sequence for Auto modes. At 'powerup or on reset' these registers are set to the default values listed in Table 1 to Table 10. It is recommended to program these registers on powerup or after reset. Once configured; the device is ready to use in any of the three channel sequencing modes namely Manual, Auto-1, and Auto-2.



www.ti.com.cn



- (1) The device continues its operation in Manual mode channel 0 through out the programming sequence and outputs valid conversion results. It is possible to change channel, range, GPIO by inserting extra frames in between two programming blocks. It is also possible to bypass any programming block if the user does not intent to use that feature.
- (2) It is possible to reprogram the device at any time during operation, regardless of what mode the device is in. During programming the device continues its operation in whatever mode it is in and outputs valid data.

Figure 9. Device Power-Up Sequence

OPERATING IN MANUAL MODE

The details regarding entering and running in Manual channel sequencing mode are illustrated in Figure 10. Table 1 lists the Mode Control Register settings for Manual mode in detail. Note that there are no Program Registers for manual mode.






Figure 10. Entering and Running in Manual Channel Sequencing Mode

ISTRUMENTS www.ti.com.cn

EXAS

Table 1. Mode Control Register Settings for Manual Mode

	DEOET			DESCRIPTION				
BITS	RESET STATE	LOGIC STATE	FUNCTION					
DI15-12	0001	0001	Selects Manual Mode	Selects Manual Mode				
DI11	0	1	Enables programming o	f bits DI06-00.				
		0	Device retains values of	f DI06-00 from the previous fr	ame.			
DI10-07	0000		data represents the address of the next channel to be selected in the next frame. DI10: MSB andg. 0000 represents channel- 0, 0001 represents channel-1 etc.					
DI06 0 0		0	Selects 2.5V i/p range (Range 1)				
		1	Selects 5V i/p range (Range 2)					
DI05	0	0	Device normal operation (no powerdown)					
		1	Device powers down on 16th SCLK falling edge					
DI04 0		0	SDO outputs current channel address of the channel on DO1512 followed by 12 bit conversion result on DO1100.					
		1	GPIO3-GPIO0 data (bot Lower data bits DO11-D					
			DOI5	DOI4	DOI3	DOI2		
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPIO1 ⁽¹⁾	GPIO0 ⁽¹⁾		
DI03-00	0000		ta for the channels configured as output. Device will ignore the data for the channel which is configured SDI bit and corresponding GPIO information is given below					
			DI03	DI02	DI01	DI00		
			GPIO3 ⁽²⁾	GPIO2 ⁽²⁾	GPIO1 ⁽²⁾	GPIO0 ⁽²⁾		

GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.
 GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



OPERATING IN AUTO-1 MODE

The details regarding entering and running in Auto-1 channel sequencing mode are illustrated in the flowchart in Figure 11. Table 2 lists the Mode Control Register settings for Auto-1 mode in detail.




Figure 11. Entering and Running in Auto-1 Channel Sequencing Mode

ÈXAS **ISTRUMENTS**

www.ti.com.cn

ZHCS622-DECEMBER 2011

	RESET		DESCRIPTION					
BITS	STATE	LOGIC STATE FUNCTION						
DI15-12	0001	0010	Selects Auto-1 Mode					
DI11	0	1	Enables programming	g of bits DI10-00.				
		0	Device retains values	of DI10-00 from previou	us frame.			
DI10	0	1	The channel counter	is reset to the lowest pro	ogrammed	d channel in the	Auto-1 Program Register	
	0		The channel counter	increments every conve	rsion (No	reset)		
DI09-07	000	ххх	Do not care	Do not care				
DI06	0	0	Selects 2.5V i/p range (Range 1)					
		1	Selects 5V i/p range (Range 2)					
DI05	DI05 0		Device normal operation (no powerdown)					
		1	Device powers down	on the 16th SCLK falling	g edge			
DI04	0 0		SDO outputs current result on DO1100.	channel address of the o	channel o	n DO1512 follo	owed by 12-bit conversion	
		1		ooth input and output) is -DO00 represent 12-bit			12 in the order shown below. current channel.	
			DO15	DO14	C	0013	DO12	
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	G	SPIO1 ⁽¹⁾	GPIO0 ⁽¹⁾	
DI03-00	0000			ured as output. Device v g GPIO information is gi			e channel which is configured	
			DI03	DI02	C	DI01	D100	
			GPIO3 ⁽²⁾	GPIO2 ⁽²⁾	Ģ	SPIO1 ⁽²⁾	GPIO0 ⁽²⁾	


Table 2. Mode Control Register Settings for Auto-1 Mode

GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.
 GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.



ZHCS622-DECEMBER 2011

The Auto-1 Program Register is programmed (once on powerup or reset) to pre-select the channels for the Auto-1 sequence. Auto-1 Program Register programming requires two \overline{CS} frames for complete programming. In the first \overline{CS} frame the device enters the Auto-1 register programming sequence and in the second frame it programs the Auto-1 Program Register. Refer to Table 2, Table 3, and Table 4 for complete details.



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 12.	Auto-1	Register	Programming	Flowchart
i igui e i zi		Register	r rogramming	1 IOWOIIUI C

DITO	RESET	DESCRIPTION					
BITS	STATE	LOGIC STATE	FUNCTION				
FRAME 1							
DI15-12	NA	1000	Device enters Auto-1 program sequence. Device programming is done in the next frame.				
DI11-00	NA	Do not care					
FRAME 2							
DI15-00 All 1s		1 (individual bit)	A particular channel is programmed to be selected in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. DI15 \rightarrow Ch15, DI14 \rightarrow Ch14 DI00 \rightarrow Ch00				
		0 (individual bit)	A particular channel is programmed to be skipped in the channel scanning sequence. The channel numbers are mapped one-to-one with respect to the SDI bits; e.g. DI15 \rightarrow Ch15, DI14 \rightarrow Ch14 DI00 \rightarrow Ch00				

Table 3. Program Register Settings for Auto-1 Mode

Table 4. Mapping of Channels to SDI Bits

Device ⁽¹⁾		SDI BITS														
	DI15	DI14	DI13	DI12	DI11	DI10	D109	DI08	DI07	DI06	DI05	DI04	DI03	DI02	DI01	DI00
8 Chan	Х	Х	Х	Х	Х	Х	Х	Х	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0

(1) When operating in Auto-1 mode, the device only scans the channels programmed to be selected.



OPERATING IN AUTO-2 MODE

The details regarding entering and running in Auto-2 channel sequencing mode are illustrated in Figure 13. Table 5 lists the Mode Control Register settings for Auto-2 mode in detail.




Figure 13. Entering and Running in Auto-2 Channel Sequencing Mode

ADS7955-Q1

ZHCS622-DECEMBER 2011


www.ti.com.cn

	DECET	DESCRIPTION								
BITS	RESET STATE	LOGIC STATE			FUNCTION					
DI15-12	0001	0011	Selects Auto-2 Mo	ode						
DI11	0	1	Enables program	ning of bits DI10-00.						
		0	Device retains val	ues of DI10-00 from the pr	evious frame					
DI10	0	1	Channel number i	s reset to Ch-00.						
		0	Channel counter i	ncrements every conversion	on.(No reset).					
DI09-07	000	xxx	Do not care	o not care						
DI06	0	0	Selects 2.5V i/p range (Range 1)							
		1	Selects 5V i/p range (Range 2)							
DI05	0	0	Device normal op	Device normal operation (no powerdown)						
		1	Device powers down on the 16th SCLK falling edge							
DI04	0	0	SDO outputs the current channel address of the channel on DO1512 followed by the 12-bit conversion result on DO1100.							
		1		ta (both input and output) i O11-DO00 represent the 1						
			DO15	DO14	DO	13	DO12			
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPI	IO1 ⁽¹⁾	GPIO0 ⁽¹⁾			
DI03-00	0000			nfigured as output. Device ng GPIO information is give		for the channel whi	ich is configured as			
			DI03	DI02	DI0	1	DI00			
			GPIO3 ⁽¹⁾	GPIO2 ⁽¹⁾	GPI	IO1 ⁽¹⁾	GPIO0 ⁽¹⁾			

Table 5. Mode Control Register Settings for Auto-2 Mode

(1) GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers GPIO 0 only.

The Auto-2 Program Register is programmed (once on powerup or reset) to pre-select the last channel (or sequence depth) in the Auto-2 sequence. Unlike Auto-1 Program Register programming, Auto-2 Program Register programming requires only 1 CS frame for complete programming. See Figure 14 and Table 6 for complete details.



NOTE: The device continues its operation in the selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 14. Auto-2 Register Programming Flowchart

NSTRUMENTS

FXAS

ZHCS622-DECEMBER 2011

Table 6. Program Register Settings for Auto-2 Mode

	RESET	DESCRIPTION				
BITS	STATE	LOGIC STATE	FUNCTION			
DI15-12	NA	1001	Auto-2 program register is selected for programming			
DI11-10	NA	Do not care				
DI09-06	NA	aaaa	This 4-bit data represents the address of the last channel in the scanning sequence. During device operation in Auto-2 mode, the channel counter starts at CH-00 and increments every frame until it equals "aaaa". The channel counter roles over to CH-00 in the next frame.			
DI05-00	NA	Do not care				

CONTINUED OPERATION IN A SELECTED MODE

Once a device is programmed to operate in one of the modes, the user may want to continue operating in the same mode. Mode Control Register settings to continue operating in a selected mode are detailed in Table 7.

Table 7. Continued O	peration in a S	Selected Mode
----------------------	-----------------	---------------

	DECT	DESCRIPTION				
BITS	RESET STATE	LOGIC STATE	FUNCTION			
DI15-12	0001	0000	The device continues to operate in the selected mode. In Auto-1 and Auto-2 modes the channel counter increments normally, whereas in the Manual mode it continues with the last selected channel. The device ignores data on DI11-DI00 and continues operating as per the previous settings. This feature is provided so that SDI can be held low when no changes are required in the Mode Control Register settings.			
DI11-00	All '0'	Device igno	bres these bits when DI15-12 is set to 0000 logic state			

PROGRAMMING ALARM THRESHOLDS

There are two Alarm Program Registers per channel, one for setting the high alarm threshold and the other for setting the low alarm threshold. For ease of programming, two alarm programming registers per channel, corresponding to four consecutive channels, are assembled into one group (a total eight registers). There are four such groups for 16 channel devices and 3/2/1 such groups for 12/8/4 channel devices respectively. The grouping of the various channels for each device in the ADS7955-Q1 is listed in Table 8. The details regarding programming the alarm thresholds are illustrated in the flowchart in Figure 15. Table 9 lists the details regarding the Alarm Program Register settings.


Table 8. Grouping of Alarm Program Registers

GROUP NO.	REGISTERS
0	High and low alarm for channel 0, 1, 2, and 3
1	High and low alarm for channel 4, 5, 6, and 7

Each alarm group requires 9 \overline{CS} frames for programming their respective alarm thresholds. In the first frame the device enters the programming sequence and in each subsequent frame it programs one of the registers from the group. The device offers a feature to program less than eight registers in one programming sequence. The device exits the alarm threshold programming sequence in the next frame after it encounters the first 'Exit Alarm Program' bit high.



ZHCS622-DECEMBER 2011



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 15. Alarm Program Register Programming Flowchart

			DESCRIPTION				
BITS	RESET STATE	LOGIC STATE	FUNCTION				
FRAME 1	1						
DI15-12	NA	1100	Device enters 'alarm programming sequence' for group 0				
		1101	Device enters 'alarm programming sequence' for group 1				
		1110	Device enters 'alarm programming sequence' for group 2				
		1111	Device enters 'alarm programming sequence' for group 3				
Note: DI1 format.	5-12 = 11bb is the a	larm progra	mming request for group bb. Here 'bb' represents the alarm programming group number in binary				
DI11-14	NA	Do not care					
FRAME 2	AND ONWARDS						

Table 9. Alarm Program Register Settings

Copyright © 2011, Texas Instruments Incorporated

Table 9. Alarm Program Register Settings (continued)

			DESCRIPTION					
BITS	RESET STATE	LOGIC STATE	FUNCTION					
DI15-14	NA	сс	Where "cc" represents the lower two bits of the channel number in binary format. The device programs the alarm for the channel represented by the binary number "bbcc". Note that "bb" is programmed in the first frame.					
DI13 NA		1	High alarm register selection					
		0	Low alarm register selection					
DI12	NA	0	Continue alarm programming sequence in next frame					
		1	Exit Alarm Programming in the next frame. Note: If the alarm programming sequence is not terminated using this feature then the device will remain in the alarm programming sequence state and all SDI data will be treated as alarm thresholds.					
DI11-10	NA	xx	Do not care					
DI09-00	All ones for high alarm register and all zeros for low alarm register	word of th Alarm) or compared	his 10-bit data represents the alarm threshold. The 10-bit alarm threshold is compared with the upper 10-bit ord of the 12-bit conversion result. The device sets off an alarm when the conversion result is higher (High larm) or lower (Low Alarm) than this number. For 10-bit devices, all 10 bits of the conversion result are ompared with the set threshold. For 8-bit devices, all 8 bits of the conversion result are compared with DI09 o DI02 and DI00, 01 are 'do not care'.					

PROGRAMMING GPIO REGISTERS

NOTE

GPIO 1 to 3 are available only in TSSOP packaged devices. The QFN device offers 'GPIO 0' only. As a result, all references related to 'GPIO 0' only are valid in the case of QFN package devices.

The device has four General Purpose Input and Output (GPIO) pins. Each of the four pins can be independently programmed as General Purpose Output (GPO) or General Purpose Input (GPI). It is also possible to use the GPIOs for some pre-assigned functions (refer to Table 10 for details). GPO data can be written into the device through the SDI line. The device refreshes the GPO data on every \overline{CS} falling edge as per the SDI data written in the previous frame. Similarly, the device latches GPI status on the \overline{CS} falling edge and outputs it on SDO (if GPI is read enabled by writing DI04 = 1 during the previous frame) in the same frame starting on the \overline{CS} falling edge.


The details regarding programming the GPIO registers are illustrated in the flowchart in Figure 16. Table 10 lists the details regarding GPIO Register programming settings.

TEXAS INSTRUMENTS

www.ti.com.cn



ZHCS622-DECEMBER 2011



NOTE: The device continues its operation in selected mode during programming. SDO is valid, however it is not possible to change the range or write GPIO data into the device during programming.

Figure 16. GPIO Program Register Programming Flowchart

	DECET	DESCRIPTION						
BITS	RESET STATE	LOGIC STATE	FUNCTION					
DI15-12	NA	0100	Device selects GPIO Program Registers for programming.					
DI11-10	00	00	Do not program these bits to any logic state other than '00'					
DI09	0	1	Device resets all registers in the next \overline{CS} frame to the reset state shown in the corresponding tables (it also resets itself).					
		0	Device normal operation					
DI08	0	1	Device configures GPIO3 as the device power-down input.					
		0	GPIO3 remains general purpose I or O. Program 0 for QFN packaged devices.					
DI07 0		1	Device configures GPIO2 as device range input.					
		0	GPIO2 remains general purpose I or O. Program 0 for QFN packaged devices.					
DI06-04	000	000	GPIO1 and GPIO0 remain general purpose I or O. Valid setting for QFN packaged devices.					
		xx1	Device configures GPIO0 as 'high or low' alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.					
		010	Device configures GPIO0 as high alarm output. This is an active high output. GPIO1 remains general purpose I or O. Valid setting for QFN packaged devices.					
		100	Device configures GPIO1 as low alarm output. This is an active high output. GPIO0 remains general purpose I or O. Setting not allowed for QFN packaged devices.					
		110	Device configures GPIO1 as low alarm output and GPIO0 as a high alarm output. These are active high outputs. Setting not allowed for QFN packaged devices.					
Note: The	e following s	ettings are	valid for GPIO which are not assigned a specific function through bits DI0804					
DI03	0	1	GPIO3 pin is configured as general purpose output. Program 1 for QFN packaged devices.					
		0	GPIO3 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.					
DI02	0	1	GPIO2 pin is configured as general purpose output. Program 1 for QFN packaged devices.					
		0	GPIO2 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.					
DI01	0	1	GPIO1 pin is configured as general purpose output. Program 1 for QFN packaged devices.					
		0	GPIO1 pin is configured as general purpose input. Setting not allowed for QFN packaged devices.					
DI00	0	1	GPIO0 pin is configured as general purpose output. Valid setting for QFN packaged devices.					

Table 10. GPIO Program Register Settings

TEXAS INSTRUMENTS

www.ti.com.cn

ZHCS622-DECEMBER 2011

Table 10. GPIO Program Register Settings (continued)

	RESET	DESCRIPTION				
BITS	STATE	LOGIC STATE	FUNCTION			
		0	GPIO0 pin is configured as general purpose input. Valid setting for QFN packaged devices.			




APPLICATION INFORMATION

ANALOG INPUT

The ADS7955-Q1 device offers a 10-bit ADC with 8-channel multiplexers for analog input. The multiplexer output is available on the MXO pin. AINP is the ADC input pin. The devices offers flexibility for a system designer as both signals are accessible esternally.

Typically it is convenient to short MXO to the AINP pin so that signal input to each multiplexer channel can be processed independently. In this condition it is recommended to limit source impedance to 50Ω or less. Higher source impedance may affect the signal settling time after a multiplexer channel change. This condition can affect linearity and total harmonic distortion.



GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.


Figure 17. Typical Application Diagram Showing MXO Shorted to AINP

Another option is to add a common ADC driver buffer between the MXO and AINP pins. This relaxes the restriction on source impedance to a large extent. Refer to the typical characteristics section for the effect of source impedance on device performance. The typical characteristics show that the device has respectable performance with up to $1k\Omega$ source impedance. This topology (including a common ADC driver) is useful when all channel signals are within the acceptable range of the ADC. In this case the user can save on signal conditioning circuit for each channel.

www.ti.com.cn

NSTRUMENTS

EXAS




GPIO 1 to 3 are available only in TSSOP packaged devices. QFN device offers 'GPIO 0' only. As a result all references related to 'GPIO 0' only are valid in case of QFN package devices.

Figure 18. Typical Application Diagram Showing Common Buffer/PGA for all Channels

When the converter samples an input, the voltage difference between AINP and AGND is captured on the internal capacitor array. The (peak) input current through the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. The current into the ADS7955-Q1 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. When the converter goes into hold mode, the input impedance is greater than 1 G Ω .

Care must be taken regarding the absolute analog input voltage. To maintain linearity of the converter, the Ch0 ... Chn and AINP inputs should be within the limits specified. Outside of these ranges, converter linearity may not meet specifications.







REFERENCE

The ADS7955-Q1 can operate with an external 2.5V \pm 10mV reference. A clean, low noise, well-decoupled reference voltage on the REF pin is required to ensure good performance of the converter. A low noise band-gap reference like the REF5025 can be used to drive this pin. A 10-µF ceramic decoupling capacitor is required between the REF and GND pins of the converter. The capacitor should be placed as close as possible to the pins of the device.

POWER SAVING

The ADS7955-Q1 device offers a power-down feature to save power when not in use. There are two ways to powerdown the device. It can be powered down by writing DI05 = 1 in the Mode Control register (refer to Table 1, Table 2 and Table 5); in this case the device powers down on the 16th falling edge of SCLK in the next data frame. Another way to powerdown the device is through GPIO. GPIO3 can act as a PD input (refer to Table 10, for assigning this functionality to GPIO3). This is an asynchronous and active low input. The device powers down instantaneously after GPIO3 (PD) = 0. The device will powerup again on the CS falling edge while DI05 = 0 in the Mode Control register and GPIO3 (PD) = 1.

DIGITAL OUTPUT

As discussed previously in the Device Operation section, the digital output of the ADS7955-Q1 device is SPI compatible. The following table lists the output codes corresponding to various analog input voltages.

DESCRIPTION		ANALOG VALUE	DIGITAL OUT	DIGITAL OUTPUT			
Full scale range	Range 1 \rightarrow V _{ref}	Range $2 \rightarrow 2 \times V_{ref}$	STRAIGHT BI	NARY			
Least significant bit (LSB)	V _{ref} /1024	2V _{ref} /1024	BINARY CODE	HEX CODE			
Full scale	V _{ref} – 1 LSB	2V _{ref} – 1 LSB	11 1111 1111	3FF			
Midscale	V _{ref} /2	V _{ref}	10 0000 0000	200			
Midscale – 1 LSB	V _{ref} /2 – 1 LSB	V _{ref} – 1 LSB	01 1111 1111	1FF			
Zero	0 V	0 V	00 0000 0000	000			

Table 11. Ideal Input Voltages and Output Codes



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS7955QDBTRQ1	ACTIVE	TSSOP	DBT	30	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS7955Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBT0030A

PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.




DBT0030A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBT0030A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司