













**TPS65251** 

ZHCSHO2G -JUNE 2010-REVISED FEBRUARY 2018

# TPS65251 4.5V 至 18V 输入、高电流、同步降压、具有集成 FET 的三个 降压转换器

# 特性

- 宽输入电源电压范围(4.5V至18V)
- 0.8V、1% 精度的电压基准
- 持续负载电流: 3A(降压开关 1), 2A (降压开关 2 和 3)
- 最大电流: 3.5A (降压开关 1), 2.5A (降压开关 2 和 3)
- 可调开关频率为 300kHz 至 2.2MHz (由外部电阻设置)
- 专用于每个降压开关的使能引脚
- 用于振荡器的外部同步引脚
- 外部使能/排序和软启动引脚
- 通过外部电阻器设置的可调电流限制
- 软启动引脚
- 具有简单补偿电路的电流模式控制
- 电源正常状态指示
- 适合轻载条件的可选低功耗工作模式
- 40 引脚 6mm×6mm RHA VQFN 封装

# 2 应用

- 机顶盒
- Blu-Ray DVD
- DVR
- 数字电视 (DTV)
- 汽车音频/视频
- 监控摄像机

# 3 说明

TPS65251 具有 三个宽输入范围的高效同步降压转换 器。这款转换器设计用于简化其应用,同时使得设计人 员能够根据目标应用来优化他们的用法。

这款转换器可在 5V、9V、12V 或 15V 系统下工作, 并且集成有功率晶体管。可使用外部电阻分压器将输出 电压设置为 0.8V 与输入电源电压值之间的任意值。每 个转换器均 具有 以下引脚: 使能引脚, 可针对排序用 途而延迟启动; 软启动引脚, 可通过选择软启动电容器 来调节软启动时间: 电流限制 (RLIMx) 引脚, 使设计 人员能够通过选择外部电阻器来调节电流限制并能够优 化电感器的选择。转换器的电流模式控制功能可简化 RC 补偿。


转换器的开关频率可根据需要选择通过 ROSC 引脚所 连接的外部电阻器来设置,或者与 SYNC 引脚所连接 的外部时钟同步。开关稳压器设计为在 300kHz 至 2.2MHz 频率范围内运行。降压转换器 1 与降压转换器 2和3之间呈180°异相运行(降压转换器2和3同相 运行)最大限度地降低了输入滤波器要求。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS65251	VQFN (40)	6.00mm × 6.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

# 典型应用原理图



Changes from Revision E (December 2014) to Revision F

Changes from Revision D (December 2012) to Revision E

**Page** 

**Page** 



		目录			
1 2 3 4 5 6 7	说明 (续)              Specifications            57.1 Absolute Maximum Ratings        57.3 Recommended Operating Conditions      57.4 Thermal Information      57.5 Electrical Characteristics      57.6 Typical Characteristics	1 1 2 3 3 5 5 5 5 5 5 5 5 6 6 8 8 8 8 8 8 8 8 8 8	9 10 11 12	8.4 Device Functional Modes	
È:	修订历史记录 之前版本的页码可能与当前版本有所不同。 nges from Revision F (July 2015) to Revision G				Page
	Changed the values for Voltage at LX1, LX2, LX3 From: the Absolute Maximum Ratings				

Changed the MAX value for Voltage at VIN1, VIN2, VIN3, LX1, LX2, LX3 From: 18 V To: 20 V in the Absolute

Maximum Ratings .......5 添加社区资源.......27




# 5 说明 (续)

TPS65251 具有 监控电路,可监控每个转换器输出。电源排序完成后会将 PGOOD 引脚置为有效,并报告所有 PG 信号,期间耗时为一段可选的复位结束时间。PGOOD 信号的极性为高电平有效。

TPS65251 还 具有 轻载脉冲跳跃模式 (PSM),通过将 LOW\_P 引脚连接至 V3V 即可启用该模式。当主机处理器处于待机(低活动状态)模式时,PSM 模式允许降低提供给系统的输入功率。

# 6 Pin Configuration and Functions



**Pin Functions** 

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
RLIM3	1	ı	Current limit setting for Buck 3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS3	2	ı	Soft-start pin for Buck 3. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
COMP3	3	0	Compensation for Buck 3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB3	4	ı	Feedback input for Buck 3. Connect a divider set to 0.8V from the output of the converter to ground.



# Pin Functions (continued)

NAME         NO.           SYNC         5         I           ROSC         6         I           FB1         7         I           COMP1         8         O           SS1         9         I           RLIM1         10         I           EN1         11         I           BST1         12         I           VIN1         13         I           LX1         14         O           LX2         16         O           VIN2         18         I           BST2         19         I           EN2         20         I           RLIM2         21         I           SS2         22         I           COMP2         23         O           FB2         24         I           LOW_P         25         I           GND         26         O           V7V         28         O           V3V         29         O           AGND         30         O           GND         31         VIN           VIN         33         I	PIN NO DECORPORATION			
ROSC 6     FB1 7     COMP1 8 0 SS1 9     RLIM1 10     EN1 11     EN1 11     BST1 12     VIN1 13     LX1 16     COMP2 18     EN2 19     EN2 20     RLIM2 21     SS2 22     COMP2 23 0 FB2 24     COMP2 23 0 FB2 24     COMP2 23 0 FB2 24     COMP2 25     COMP2 26   FB0D 26   PGOOD 27 0 V7V 28 0 V3V 29 0 AGND 30   GND 31   VIN 32     VIN 33     VIN 34     GND 35   LX3 36   COMP3 37   VIN3 38   COMP1   COMP3   COMP1   COMP3   COMP3   COMP3   COMP3   COMP3   COMP4   COMP5   COMP5	DESCRIPTION	1/0	NO.	NAME
FB1 7 I COMP1 8 O SS1 9 I RLIM1 10 I EN1 11 I BST1 12 I VIN1 13 I LX1 16 O 17 VIN2 18 I BST2 19 I EN2 20 I RLIM2 21 I SS2 22 I COMP2 23 O FB2 24 I LOW_P 25 I GND 26 PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 33 I VIN 32 I VIN 34 I GND 35 LX3 36 O VIN3 38	Synchronous clock input. If there is a sync clock in the system, connect to the pin. When not used connect to GND.		5	SYNC
COMP1         8         O           SS1         9         I           RLIM1         10         I           EN1         11         I           BST1         12         I           VIN1         13         I           LX1         14         O           LX2         16         O           VIN2         18         I           BST2         19         I           EN2         20         I           RLIM2         21         I           SS2         22         I           COMP2         23         O           FB2         24         I           LOW_P         25         I           GND         26         P           PGOOD         27         O           V7V         28         O           V3V         29         O           AGND         30         G           GND         31         VIN           VIN         32         I           VIN         34         I           GND         35         I           LX3         37	cillator set. This resistor sets the frequency of internal autonomous clock. If external synchronization is use sistor should be fitted and set to about 70% of external clock frequency.		6	ROSC
SS1         9         I           RLIM1         10         I           EN1         11         I           BST1         12         I           VIN1         13         I           LX1         14         O           15         16         O           17         VIN2         18         I           BST2         19         I           EN2         20         I           RLIM2         21         I           SS2         22         I           COMP2         23         O           FB2         24         I           LOW_P         25         I           GND         26         O           PGOOD         27         O           V7V         28         O           V3V         29         O           AGND         30         G           GND         31         VIN           VIN         33         I           VIN         34         I           GND         35         I           LX3         37           VIN3         38	Feedback pin for Buck 1. Connect a divider set to 0.8 V from the output of the converter to ground.	ı	7	FB1
RLIM1 10 I  EN1 11 I  BST1 12 I  VIN1 13 I  LX1 16 0  17 VIN2 18 I  BST2 19 I  EN2 20 I  RLIM2 21 I  SS2 22 I  COMP2 23 O  FB2 24 I  LOW_P 25 I  GND 26  PGOOD 27 O  V7V 28 O  V3V 29 O  AGND 30  GND 31  VIN 32 I  VIN 33 I  VIN 34 I  GND 35  LX3 36  LX3 37  VIN3 38	Compensation pin for Buck 1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.	( )	8	COMP1
EN1 11 I  BST1 12 I  VIN1 13 I  LX1 14 O  15 16 O  LX2 17 O  VIN2 18 I  BST2 19 I  EN2 20 I  RLIM2 21 I  SS2 22 I  COMP2 23 O  FB2 24 I  LOW_P 25 I  GND 26  PGOOD 27 O  V7V 28 O  V3V 29 O  AGND 30  GND 31  VIN 32 I  VIN 32 I  VIN 33 I  VIN 34 I  GND 35  LX3 36  O  VIN3 38	Soft-start pin for Buck 1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.	1	9	SS1
BST1 12 I VIN1 13 I LX1 14 O 15 O LX2 16 O 17 VIN2 18 I BST2 19 I EN2 20 I RLIM2 21 I SS2 22 I COMP2 23 O FB2 24 I LOW_P 25 I GND 26 O PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 O VIN3 38	Current limit setting pin for Buck 1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.		10	RLIM1
VIN1         13         I           LX1         14         O           15         O           LX2         16         O           17         O           VIN2         18         I           BST2         19         I           EN2         20         I           RLIM2         21         I           SS2         22         I           COMP2         23         O           FB2         24         I           LOW_P         25         I           GND         26         P           PGOOD         27         O           V7V         28         O           V3V         29         O           AGND         30         G           GND         31         VIN           VIN         32         I           VIN         34         I           GND         35         I           LX3         36         O           VIN3         38         O	Enable pin for Buck 1. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3V will allow for automatic enable. For a delayed start-up add a small ceramic capacitor from this pin to ground.		11	EN1
LX1	Bootstrap capacitor for Buck 1. Fit a 47-nF ceramic capacitor from this pin to the switching node.	I	12	BST1
LX1	Input supply for Buck 1. Fit a 10-μF ceramic capacitor close to this pin.	ı	13	VIN1
15	Switching node for Buck 1		14	L V4
LX2		U	15	LXI
17	Switching node for Buck 2		16	1 V2
BST2 19 I EN2 20 I RLIM2 21 I SS2 22 I COMP2 23 O FB2 24 I LOW_P 25 I GND 26 PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 32 I VIN 34 I GND 35 LX3 36 O VIN3 38		O	17	LAZ
EN2 20 I  RLIM2 21 I  SS2 22 I  COMP2 23 O  FB2 24 I  LOW_P 25 I  GND 26  PGOOD 27 O  V7V 28 O  V3V 29 O  AGND 30  GND 31  VIN 32 I  VIN 32 I  VIN 34 I  GND 35  LX3 36  O  VIN3 38	Input supply for Buck 2. Fit a 10-µF ceramic capacitor close to this pin.	1	18	VIN2
RLIM2 21 I SS2 22 I COMP2 23 O FB2 24 I LOW_P 25 I GND 26 PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 32 I VIN 34 I GND 35 LX3 36 O VIN3 38	Bootstrap capacitor for Buck 2. Fit a 47-nF ceramic capacitor from this pin to the switching node.	I	19	BST2
SS2     22     I       COMP2     23     O       FB2     24     I       LOW_P     25     I       GND     26       PGOOD     27     O       V7V     28     O       V3V     29     O       AGND     30     GND       GND     31     VIN       VIN     32     I       VIN     34     I       GND     35       LX3     36     O       VIN3     38	Enable pin for Buck 2. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3 will allow for automatic enable. For a delayed start-up add a small ceramic capacitor from this pin to ground.		20	EN2
COMP2 23 O FB2 24 I LOW_P 25 I GND 26 PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 32 I VIN 34 I GND 35 LX3 36 O VIN3 38	Current limit setting for Buck 2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.		21	RLIM2
FB2	Soft-start pin for Buck 2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.	I	22	SS2
LOW_P     25     I       GND     26       PGOOD     27     O       V7V     28     O       V3V     29     O       AGND     30     GND       GND     31     VIN       VIN     32     I       VIN     33     I       VIN     34     I       GND     35       LX3     36       VIN3     38	Compensation pin for Buck 2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter	( )	23	COMP2
GND 26  PGOOD 27 O  V7V 28 O  V3V 29 O  AGND 30  GND 31  VIN 32 I  VIN 33 I  VIN 34 I  GND 35  LX3 36  37  VIN3 38	Feedback input for Buck 2. Connect a divider set to 0.8 V from the output of the converter to ground.	ı	24	FB2
PGOOD 27 O V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 37 VIN3 38	Low-power operation mode (active high) input for TPS65251	I	25	LOW_P
V7V 28 O V3V 29 O AGND 30 GND 31 VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 37 VIN3 38	Ground pin		26	GND
V3V         29         O           AGND         30         GND           GND         31         VIN           VIN         32         I           VIN         33         I           VIN         34         I           GND         35         I           LX3         36         O           VIN3         38         I	Powergood. Open-drain output asserted after all converters are sequenced and within regulation. Polarity is factory selectable (active high default).		27	PGOOD
AGND 30 GND 31 VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 37 VIN3 38	Internal supply. Connect a 10-μF ceramic capacitor from this pin to ground.	0	28	V7V
GND 31 VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 37 VIN3 38	Internal supply. Connect a 3.3-μF to 10-μF ceramic capacitor from this pin to ground.	0	29	V3V
VIN 32 I VIN 33 I VIN 34 I GND 35 LX3 36 O VIN3 38	Analog ground. Connect all GND pins and the power pad together.		30	AGND
VIN 33 I VIN 34 I GND 35 LX3 36 O VIN3 38	Ground pin		31	GND
VIN 34 I GND 35  LX3 36 37  VIN3 38	Input supply	ı	32	VIN
GND 35 LX3 36 37 VIN3 38	Input supply	1	33	VIN
LX3 36 O VIN3 38	Input supply	I	34	VIN
VIN3 38 O	Ground pin		35	GND
	Switching node for Buck 3			LX3
	Input supply for Buck 3. Fit a 10-μF ceramic capacitor close to this pin.		38	VIN3
BS13   39   1	Bootstrap capacitor for Buck 3. Fit a 47-nF ceramic capacitor from this pin to the switching node.	+ +	39	BST3
EN3 40 I	Enable pin for Buck 3. A low level signal on this pin disables it. If pin is left open a weak internal pullup to V3V will allow for automatic enable. For a delayed start-up add a small ceramic capacitor from this pin to ground.	,	40	EN3
PAD — —	Power pad. Connect to ground.	<del>                                     </del>	_	PAD



# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Voltage at VIN1,VIN2, VIN3, LX1, LX2, LX3	-0.3	20	V
	Voltage at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)	-3	23	V
	Voltage at BST1, BST2, BST3, referenced to Lx pin	-0.3	7	V
	Voltage at V7V, COMP1, COMP2, COMP3	-0.3	7	V
	Voltage at V3V, RLIM1, RLIM2, RLIM3, EN1,EN2,EN3, SS1, SS2,SS3, FB1, FB2, FB3, PGOOD, SYNC, ROSC, LOW_P	-0.3	3.6	V
	Voltage at AGND, GND	-0.3	0.3	V
$T_{J}$	Operating virtual junction temperature	-40	125	°C
T <sub>stg</sub>	Storage temperature	<b>-</b> 55	150	ů

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VIN	Input operating voltage	4.5	18	V
TJ	Junction temperature	-40	125	°C

#### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	RHA (VQFN)	UNIT
		40 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	30	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	25.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	73	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	7.6	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 7.5 Electrical Characteristics

 $T_J = -40$  °C to 125 °C, VIN = 12 V,  $f_{SW} = 1$  MHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY U	VLO AND INTERNAL SUPPLY VOLTAGE					
V <sub>IN</sub>	Input Voltage range		4.5		18	V
IDD <sub>SDN</sub>	Shutdown	EN pin = low for all converters		1.3		mA
IDD <sub>Q</sub>	Quiescent, low-power disabled (Lo)	Converters enabled, no load Buck 1 = 3.3 V, Buck 2 = 2.5 V, Buck 3 = 7.5 V, L = 4.7 $\mu$ H , $f_{SW}$ = 800 kHz		20		mA
$IDD_{Q\_LOW\_P}$	Quiescent, low-power enabled (Hi)	Converters enabled, no load Buck 1 = 3.3 V, Buck 2 = 2.5 V, Buck 3 = 7.5 V, L = 4.7 $\mu$ H , $f_{SW}$ = 800 kHz		1.5		mA
UVLO <sub>VIN</sub>	V <sub>IN</sub> under voltage lockout	Rising V <sub>IN</sub> Falling V <sub>IN</sub>		4.22 4.1		V
UVLO <sub>DEGLITCH</sub>		Both edges		110		μs
V <sub>3V</sub>	Internal biasing supply	I <sub>LOAD</sub> = 0 mA	3.2	3.3	3.4	V
I <sub>3V</sub>	Biasing supply output current	V <sub>IN</sub> = 12 V			10	mA
V <sub>7V</sub>	Internal biasing supply	I <sub>LOAD</sub> = 0 mA	5.63	6.25	6.88	V
I <sub>7V</sub>	Biasing supply output current	V <sub>IN</sub> = 12 V	3.55		10	mA
	222 23FE.3 23bar 22	Rising V7V	1	3.8		
V7V <sub>UVLO</sub>	UVLO for internal V7V rail	Falling V7V		3.6		V
V7V <sub>UVLO DEGLITCH</sub>		Falling edge		110		μs
	ERS (ENABLE CIRCUIT, CURRENT LIMIT, SO		Y AND SYNC CIR		POWER M	•
	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V <sub>ENX</sub> rising	1.55	,	1.82	,
V <sub>IH</sub>	Enable high level	External GPIO, V <sub>ENX</sub> rising	0.66 x V <sub>3V</sub>		1.02	V
	Enable threshold low	V3p3 = 3.2 V - 3.4 V, V <sub>ENX</sub> falling	0.98		1.24	
$V_{IL}$	Enable low level	External GPIO, V <sub>ENX</sub> falling	0.50	0	.33 x V <sub>3V</sub>	V
R <sub>EN DIS</sub>	Enable discharge resistor	External of 10, V <sub>ENX</sub> raining	-10%	2.1	10%	kΩ
ICH <sub>EN</sub>	Pullup current enable pin		-1070	1.1	1076	μA
	Discharge time enable pins	Power-up		10		ms
t <sub>D</sub>	Soft-start pin current source	i owei-up		5		μA
I <sub>SS</sub>	Converter switching frequency range	Set externally with resistor	0.3		2.2	MHz
F <sub>SW_BK</sub>	Frequency setting resistor	Depending on set frequency	50		600	kΩ
R <sub>FSW</sub>		+	-10%		10%	KZZ
f <sub>SW_TOL</sub>	Internal oscillator accuracy	f <sub>SW</sub> = 800 kHz	+		10%	V
V <sub>SYNCH</sub>	External clock threshold high  External clock threshold Low	V3p3 = 3.3 V V3p3 = 3.3 V	1.55		1.24	V
V <sub>SYNCL</sub>		V3β3 = 3.3 V	0.2		2.2	
SYNC	Synchronization range		0.2 40%		2.2	MHz
SYNC <sub>CLK_MIN</sub>	Sync signal manimum duty cycle		40%		600/	
SYNC <sub>CLK_MAX</sub>	Sync signal maximum duty cycle  Low-power mode threshold high	\/2n2 = 2.2 \/ \/ riging	1.55		60%	V
VIH <sub>LOW_P</sub>		$V3p3 = 3.3 \text{ V}, \text{ V}_{\text{ENX}} \text{ rising}$			1.24	V
VIL <sub>LOW_P</sub>	Low-power mode threshold Low  ULATION, OUTPUT STAGE	$V3p3 = 3.3 \text{ V}, \text{ V}_{ENX} \text{ falling}$	0.98		1.24	V
FEEDBACK, REG	ULATION, OUTPUT STAGE	V 40V T 0500	40/	0.0	40/	
$V_{FB}$	Feedback voltage	$V_{IN} = 12V T_J = 25^{\circ}C$	-1%	0.8	1%	V
	For the sale lands are assumed.	V <sub>IN</sub> = 4.5 to 18 V	-2%	0.8	2%	A
I <sub>FB</sub>	Feedback leakage current		+		50	nA
t <sub>ON_MIN</sub>	Minimum on-time (current sense blanking)			80	120	ns
V <sub>LINEREG</sub>	Line regulation - DC $\Delta V_{OUT}/\Delta V_{INB}$	V <sub>INB</sub> = 4.5 to 18 V, I <sub>OUT</sub> = 1000 mA		0.5		% V <sub>OUT</sub>
$V_{LOADREG}$	Load regulation - DC $\Delta V_{OUT}/\Delta I_{OUT}$	I <sub>OUT</sub> = 10 % - 90% I <sub>OUT,MAX</sub>		0.5		% V <sub>OUT</sub> /A
MOSFET (BUCK 1		•	+		<del></del>	
H.S. Switch	Turn-On resistance high-side FET on CH1	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C		95		mΩ
-	. 3	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C				



# **Electrical Characteristics (continued)**


 $T_J = -40$  °C to 125 °C, VIN = 12 V,  $f_{SW} = 1$  MHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	P MAX	UNIT
MOSFET (BUCK	2)				
H.S. Switch	Turn-On resistance high-side FET on CH2	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C	120	)	mΩ
L.S. Switch	Turn-On resistance low-side FET on CH2	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C	80	)	mΩ
MOSFET (BUCK	3)				
H.S. Switch	Turn-On resistance high-side FET on CH3	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C	120	)	mΩ
L.S. Switch	Turn-On resistance low-side FET on CH3	V <sub>IN</sub> = 12 V, T <sub>J</sub> = 25°C	80	)	mΩ
ERROR AMPLIFI	ER				
9м	Error amplifier transconductance	-2 μA < I <sub>COMP</sub> < 2 μA	130	)	μS
gm <sub>PS</sub>	COMP to ILX g <sub>M</sub>	ILX = 0.5 A	10	)	A/V
POWERGOOD R	ESET GENERATOR			•	
VUV <sub>BUCKX</sub>	Threshold voltage for buck under voltage	Output falling (device will be disabled after ton_HICCUP)	85%	6	
200101		Output rising (PG will be asserted)	90%	, 0	
t <sub>UV_deglitch</sub>	Deglitch time (both edges)	Each buck	11	1	ms
t <sub>ON_HICCUP</sub>	Hiccup mode ON time	VUV <sub>BUCKX</sub> asserted	12	2	ms
t <sub>OFF_HICCUP</sub>	Hiccup mode OFF time before restart is attempted	All converters disabled. Once t <sub>OFF_HICCUP</sub> elapses, all converters will go through sequencing again.	15	5	ms
VOV	There had a selection for head and a selection of the sel	Output rising (high-side FET will be forced off)	109%	6	
VOV <sub>BUCKX</sub>	Threshold voltage for buck overvoltage	Output falling (high-side FET will be allowed to switch )	107%	<b>6</b>	
t <sub>RP</sub>	Minimum reset period	Measured after minimum reset period of all bucks power-up successfully		1	s
THERMAL SHUT	DOWN				
T <sub>TRIP</sub>	Thermal shutdown trip point	Rising temperature	160		°C
T <sub>HYST</sub>	Thermal shutdown hysteresis	Device restarts	20	)	°C
T <sub>TRIP_DEGLITCH</sub>	Thermal shutdown deglitch		110	)	μs
CURRENT LIMIT	PROTECTION				
RLIM <sub>1</sub>	Limit resistance range Buck 1		75	300	kΩ
RLIM <sub>2&amp;3</sub>	Limit resistance range Bucks 2 and 3		100	300	kΩ
ILIM <sub>1</sub>	Buck 1 adjustable current limit range	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 500 kHz, see Figure 17	1.2	5.5	А
ILIM <sub>2</sub>	Buck 2 adjustable current limit range	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 500 kHz, see Figure 18	1	4.1	Α
ILIM <sub>3</sub>	Buck 3 adjustable current limit range	V <sub>IN</sub> = 12 V, f <sub>SW</sub> = 500 kHz, see Figure 19	1.3	4.4	Α

# TEXAS INSTRUMENTS

# 7.6 Typical Characteristics


 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)






# **Typical Characteristics (continued)**

 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)



 $V_{OUT}$  = 2.5 V, L = 4.7  $\mu$ H, DCR = 28  $m\Omega$  (Also Applies to Buck 2)

Figure 7. BUCK3 Efficiency



 $V_{OUT} = 2.5 \text{ V}, L = 4.7 \mu\text{F}$ 

Figure 8. BUCK3 Efficiency Low-Power Enabled




Figure 9. BUCK1 Line Regulation





Figure 10. BUCK1 Load Regulation










Figure 12. BUCK2 Load Regulation

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**

 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $f_{SW} = 500$  kHz (unless otherwise noted)







# 8 Detailed Description

#### 8.1 Overview

TPS65251 is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. TPS65251 can support 4.5-V to 18-V input supply, high load current, 300-kHz to 2.2-MHz clocking. The buck converters have an optional PSM mode, which can improve power dissipation during light loads. Alternatively, the device implements a constant frequency mode by connecting the LOW\_P pin to ground. The wide switching frequency of 300 kHz to 2.2 MHz allows for efficiency and size optimization. The switching frequency is adjustable by selecting a resistor to ground on the ROSC pin. The SYNC pin also provides a means to synchronize the power converter to an external signal. Input ripple is reduced by 180 degree out-of-phase operation between Buck 1 and Buck 2. Buck 3 operates in phase with Buck 2.


All three buck converters have peak current mode control which simplifies external frequency compensation. A traditional type II compensation network can stabilize the system and achieve fast transient response. Moreover, an optional capacitor in parallel with the upper resistor of the feedback divider provides one more zero and makes the crossover frequency over 100 kHz.

Each buck converter has an individual current limit, which can be set up by a resistor to ground from the RLIM pin. The adjustable current limiting enables high efficiency design with smaller and less expensive inductors.

The device has two built-in LDO regulators. During a standby mode, the 3.3-V LDO and the 6.5-V LDO can be used to drive MCU and other active loads. By this, the system is able to turn off the three buck converters and improve the standby efficiency.

The device has a powergood comparator monitoring the output voltage. Each converter has its own soft-start and enable pins, which provide independent control and programmable soft-start.

# 8.2 Functional Block Diagram



# 8.3 Feature Description

#### 8.3.1 Adjustable Switching Frequency

To select the internal switching frequency connect a resistor from ROSC to ground. Figure 15 shows the required resistance for a given switching frequency.




Figure 15. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 174 \times f(MHz)^{-1.122}$$
(1)

For operation at 800 kHz a 230-k $\Omega$  resistor is required.

#### 8.3.2 Synchronization

The status of the SYNC pin will be ignored during start-up and the TPS65251's control will only synchronize to an external signal after the PGOOD signal is asserted. The status of the SYNC pin will be ignored during start-up and the TPS65251 will only synchronize to an external clock if the PGOOD signal is asserted. When synchronization is applied, the PWM oscillator frequency must be lower than the sync pulse frequency to allow the external signal trumping the oscillator pulse reliably. When synchronization is not applied, the SYNC pin should be connected to ground.

#### 8.3.3 Out-of-Phase Operation

Buck 1 has a low conduction resistance compared to Buck 2 and 3. Normally Buck 1 is used to drive higher system loads. Buck 2 and 3 are used to drive some peripheral loads like I/O and line drivers. The combination of loads from Buck 2 and 3 may be on par with the load of Buck 1. To reduce input ripple current, Buck 2 operates in phase with Buck 3; Buck 1 and Buck 2 operate 180° out-of-phase. This enables the system, having less input ripple, to lower component cost, save board space and reduce EMI.

#### 8.3.4 Delayed Start-Up

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is about 1.67 ms per nF connected to the pin. Note that the EN pins have a weak 1-µA pullup to the 3V3 rail.

#### 8.3.5 Soft-Start Time

The device has an internal pullup current source of 5  $\mu$ A that charges an external slow start capacitor to implement a slow start time. Equation 2 shows how to select a slow start capacitor based on an expected slow start time. The voltage reference ( $V_{REF}$ ) is 0.8 V and the slow start charge current ( $I_{ss}$ ) is 5  $\mu$ A. The soft-start circuit requires 1 nF per 200  $\mu$ S to be connected at the SS pin. A 1-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant pins.



#### **Feature Description (continued)**

$$t_{SS}$$
 (ms) =  $V_{REF}$  (V)  $\times \left(\frac{C_{SS}$  (nF)}{I\_{SS} ( $\mu$ A)

#### 8.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use 1% tolerance or better divider resistors. In order to improve efficiency at light load, start with 40.2 k $\Omega$  for the R1 resistor and use the Equation 3 to calculate R2.

$$R2 = R1 \times \left(\frac{0.8 \text{ V}}{\text{V}_{\text{O}} - 0.8 \text{ V}}\right) \tag{3}$$




Figure 16. Voltage Divider Circuit

#### 8.3.7 Input Capacitor

Use 10-µF X7R/X5R ceramic capacitors at the input of the converter inputs. These capacitors should be connected as close as physically possible to the input pins of the converters.

#### 8.3.8 Bootstrap Capacitor

The device has three integrated boot regulators and requires a small ceramic capacitor between the BST and LX pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be  $0.047~\mu F$ . A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

#### 8.3.9 Error Amplifier

The device has a transconductance error amplifier. The frequency compensation network is connected between the COMP pin and ground.

#### 8.3.10 Loop Compensation

TPS65251 is a current mode control DC - DC converter. The error amplifier is a transconductance amplifier with a of 130  $\mu$ A/V.

#### 8.3.11 Slope Compensation

The device has a built-in slope compensation ramp. The slope compensation can prevent subharmonic oscillations in peak current mode control.

#### 8.3.12 Powergood

The PGOOD pin is an open-drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when all three buck converters' outputs are more than 90% of its nominal output voltage and reset time of 1 second elapses. The polarity of the PGOOD is active high.



# **Feature Description (continued)**

#### 8.3.13 Current Limit Protection

Figure 17 shows the (peak) inductor current limit for Buck 1. The typical limit can be approximated with the following graph.




Figure 17. Buck 1

Figure 18 shows the (peak) inductor current limit for Buck 2. The typical limit can be approximated with the following graph.




Figure 18. Buck 2

Figure 19 shows the (peak) inductor current limit for Buck 3. The typical limit can be approximated with the following graph.



# **Feature Description (continued)**




Figure 19. Buck 3

All converters operate in hiccup mode: Once an over-current lasting more than 10 ms is sensed in any of the converters, all the converters will shut down for 10 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 10 ms, only the relevant converter affected will go into and out of under-voltage and no global hiccup mode will occur. The converter will be protected by the cycle-by-cycle current limit during that time.

# 8.3.14 Overvoltage Transient Protection

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops below the lower OVP threshold which is 107%, the high-side MOSFET is allowed to turn on the next clock cycle.

#### 8.3.15 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power-up sequence. The thermal shutdown hysteresis is 20°C.

#### 8.4 Device Functional Modes

# 8.4.1 Low-Power Mode Operation

By pulling the LOW\_P pin high all converters will operate in pulse-skipping mode, greatly reducing the overall power consumption at light and no load conditions. Although each buck converter has a skip comparator that makes sure regulation is not lost when a heavy load is applied and low-power mode is enabled, system design needs to make sure that the LP pin is pulled low for continuous loading in excess of 100 mA.

When low-power is implemented, the peak inductor current used to charge the output capacitor is:



# **Device Functional Modes (continued)**

$$I_{LIMIT} = 0.25 \bullet T_{SLEEP\_CLK} \bullet \frac{V_{IN} - V_{OUT}}{L}$$
(4)

Where  $T_{SLEEP\_CLK}$  is half of the converter switching period,  $2/f_{SW}$ .

The size of the additional ripple added to the output is:

$$\Delta V_{OUT} = \frac{1}{C} \bullet \left( \frac{L \bullet I_{LIMIT}^{2}}{2} \bullet \frac{V_{IN}}{V_{OUT} \bullet (V_{IN} - V_{OUT})} - \frac{I_{LOAD}}{f_{SLEEP\_CLK}} \right)$$
(5)

And the peak output voltage during low-power operation is:

$$V_{OUT\_PK} = V_{OUT} + \frac{\Delta V_{OUT}}{2} \tag{6}$$

Figure 20. Peak Output Voltage During Low-Power Operation



# 9 Application and Implementation

#### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The device is triple synchronous step down dc/dc converter. It is typically used to convert a higher dc voltage to lower dc voltages with continuous available output current of 3A/2A/2A.

# 9.2 Typical Application

The following design procedure can be used to select component values for the TPS65251.



Copyright © 2018, Texas Instruments Incorporated

VIN pins require local decoupling capacitors.

Figure 21. Typical Application Circuit

#### 9.2.1 Design Requirements

DESIGN PARAMETERS	VALUE
Output voltage	1.2 V
Transient response 0.5-A to 2-A load step	120 mV
Maximum output current	3 A



DESIGN PARAMETERS	VALUE
Input voltage	12 V nom, 9.6 V to 14.4 V
Output voltage ripple	< 30 mV p-p
Switching frequency	500 kHz

# 9.2.2 Detailed Design Procedure

# 9.2.2.1 Loop Compensation Circuit

A typical compensation circuit could be type II ( $R_c$  and  $C_c$ ) to have a phase margin between 60 and 90 degrees, or type III ( $R_c$ ,  $C_c$  and  $C_f$ ) to improve the converter transient response.  $C_{Roll}$  adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 22. Loop Compensation

To calculate the external compensation components use Table 1:

Table 1. Design Guideline for the Loop Compensation

	TYPE II CIRCUIT	TYPE III CIRCUIT
Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies between 500 kHz and 1 MHz give best trade off between performance and cost. When using smaller L and Cs, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered.		Type III circuit recommended for switching frequencies higher than 500 kHz.
Select cross over frequency (fc) to be less than 1/5 to 1/10 of switching frequency.	Suggested fc = fs/10	Suggested fc = fs/10
Set and calculate R <sub>c</sub> .	$R_{C} = \frac{2\pi \times f_{c} \times V_{O} \times C_{O}}{g_{M} \times Vref \times gm_{ps}} $ (7)	$R_{C} = \frac{2\pi \times f_{c} \times C_{O}}{g_{M} \times gm_{ps}} $ (8)



Table 1. Design Guideline for the Loop Compensation (continued)

	TYPE II CIRCUIT	TYPE III CIRCUIT
Calculate $C_c$ by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \times R_L \times 2\pi} \tag{9}$	$C_{c} = \frac{R_{L} \times Co}{R_{c}} $ (10)	$C_{c} = \frac{R_{L} \times Co}{R_{c}} $ (11)
Add $C_{Roll}$ if needed to remove large signal coupling to high impedance COMP node. Make sure that $fp_{Roll} = \frac{1}{2 \times \pi \times R_C \times C_{Roll}}$ (12) is at least twice the cross over frequency.	$C_{Roll} = \frac{Re_{sr} \times C_{O}}{R_{C}} $ (13)	$C_{Roll} = \frac{Re_{sr} \times C_{O}}{R_{C}} $ (14)
Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz <sub>ff</sub> is smaller than soft-start equivalent frequency (1/T <sub>ss</sub> ).	NA	$C_{ff} = \frac{1}{2 \times \pi \times f z_{ff} \times R_1} $ (15)

#### 9.2.2.2 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, you will want to choose the highest switching frequency possible since this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the converter's performance. The converter is capable of running from 300 kHz to 2.2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and a high efficiency operation. Using Figure 15, R1 is determined to be 383 k $\Omega$ 

#### 9.2.2.3 Output Inductor Selection

To calculate the value of the output inductor, use Equation 16. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general, KIND is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use KIND = 0.2 and the inductor value is calculated to be 3.6  $\mu$ H. For this design, a nearest standard value was chosen: 4.7  $\mu$ H. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 17 and Equation 18.

$$Lo = \frac{Vin - Vout}{Io \times K_{ind}} \times \frac{Vout}{Vin \times fsw}$$
(16)

$$Iripple = \frac{Vin - Vout}{Lo} \times \frac{Vout}{Vin \times fsw}$$
(17)

ILrms = 
$$\sqrt{\log^2 + \frac{1}{12} \times \left(\frac{\text{Vo} \times (\text{Vinmax} - \text{Vo})}{\text{Vinmax} \times \text{Lo} \times f\text{sw}}\right)^2}$$
 (18)

$$ILpeak = lout + \frac{Iripple}{2}$$
(19)

#### 9.2.2.4 Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements.

Equation 20 gives the minimum output capacitance to meet the transient specification. For this example,  $L_O = 4.7~\mu\text{H},~\Delta I_{OUT} = 1.5~A - 0.75~A = 0.75~A$  and  $\Delta V_{OUT} = 120~\text{mV}$ . Using these numbers gives a minimum capacitance of 18  $\mu\text{F}$ . A standard 22- $\mu\text{F}$  ceramic capacitor is chose in the design.

$$Co > \frac{\Delta I_{OUT}^2 \times L_o}{V_{out} \times \Delta Vout}$$
(20)



Equation 21 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency,  $V_{RIPPLE}$  is the maximum allowable output voltage ripple, and  $I_{RIPPLE}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. From Equation 17, the output current ripple is 0.46 A. From Equation 21, the minimum output capacitance meeting the output voltage ripple requirement is 1.74  $\mu$ F.

$$Co > \frac{1}{8 \times fsw} \times \frac{1}{\frac{Vripple}{Iripple}}$$
(21)

Additional capacitance de-rating for aging, temperature and DC bias should influence this minimum value. For this example, one  $22-\mu F$ , 6.3-V X7R ceramic capacitor with 3 m $\Omega$  of ESR will be used.

# 9.2.2.5 Input Capacitor

A minimum 10- $\mu$ F X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND. These capacitors should be connected as close as physically possible to the input pins of the converters as they handle the RMS ripple current shown in Equation 22. For this example,  $I_{OUT} = 3$  A,  $V_{OUT} = 1.2$  V,  $V_{INmin} = 9.6$  V, from Equation 22, the input capacitors must support a ripple current of 0.99 A RMS.

$$Icirms = Iout \times \sqrt{\frac{Vout}{Vinmin} \times \frac{(Vinmin - Vout)}{Vinmin}}$$
(22)

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 23. Using the design example values,  $I_{OUTmax} = 3$  A,  $C_{IN} = 10$   $\mu$ F,  $f_{SW} = 500$  kHz, yields an input voltage ripple of 150 mV.

$$\Delta Vin = \frac{lout max \times 0.25}{Cin \times fsw}$$
(23)

#### 9.2.2.6 Soft-Start Capacitor

The soft-start capacitor determines the minimum amount of time it will take for the output voltage to reach its nominal programmed value during power-up. This is useful if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level.

The soft-start capacitor value can be calculated using Equation 24. In this example, the converter's soft-start time is 0.8 ms. In TPS65251, Iss is 5  $\mu$ A and Vref is 0.8 V. From Equation 24, the soft-start capacitance is 5 nF. A standard 4.7-nF ceramic capacitor is chosen in this design. In this example, C16 is 4.7nF

$$Css(nF) = \frac{Tss(ms) \times Iss(\mu A)}{Vref(V)}$$
(24)

#### 9.2.2.7 Bootstrap Capacitor Selection

A 0.047-µF ceramic capacitor must be connected between the BST to LX pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

### 9.2.2.8 Adjustable Current Limiting Resistor Selection

The converter uses the voltage drop on the high-side MOSFET to measure the inductor current. The over current protection threshold can be optimized by changing the trip resistor. Figure 17 governs the threshold of over current protection for Buck 1. When selecting a resistor, do not exceed the graph limits. In this example, the over current threshold is 3.2 A. In order to prevent a premature limit trip, the minimum line is used and the resistor is  $100 \text{ k}\Omega$ .

When setting high-side current limit to large current values, ensure that the additional load immediately prior to an overcurrent condition will not cause the switching node voltage to exceed 20 V. Additionally, ensure during worst case operation, with all bucks loaded immediately prior to current limit, the maximum virtual junction temperature of the device does not exceed 125°C.



# 9.2.2.9 Output Voltage and Feedback Resistors Selection

For the example design,  $40.2 \text{ k}\Omega$  was selected for R10. Vout is 1.2 V, Vref = 0.8 V. Using Equation 25, R11 is calculated as  $80.4 \text{ k}\Omega$ . A standard  $80.6 \text{-k}\Omega$  resistor is chose in this design.

$$R11 = \frac{\text{Vout} - \text{Vref}}{\text{Vref}} \times R10 \tag{25}$$

#### 9.2.2.10 Compensation

A type-II compensation circuit is adequate for the converter to have a phase margin between 60 and 90 degrees. The following equations show the procedure of designing a peak current mode control dc/dc converter.

The compensation design takes the following steps:

1. Set up the anticipated cross-over frequency. In this example, the anticipated cross-over frequency (fc) is 65 kHz. The power stage gain ( $gm_{PS}$ ) is 10 A/V and the GM amplifier gain ( $gm_{M}$ ) is 130  $\mu$ A/V.

$$R12 = \frac{2\pi \times fc \times Vo \times Co}{g_{M} \times Vref \times gm_{ps}}$$
(26)

- 2. Place compensation zero at low frequency to boost the phase margin at the crossover frequency. From the procedures above, the compensation network includes a 20-kΩ resistor (R12) and a 4700-pF capacitor (C1).
- 3. An additional pole can be added to attenuate high frequency noise.


From the procedures above, the compensation network includes a 20-k $\Omega$  resistor (R12) and a 4700-pF capacitor (C14).

# 9.2.2.11 3.3-V and 6.5-V LDO Regulators


The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 10 µF for V7V pin 28
- 3.3 μF to 10 μF for V3V pin 29


#### 9.2.3 Application Curves













# 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 V and 18 V. This input power supply should be well regulated. If the input supply is located more than a few inches from the TPS65251 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.

# 11 Layout

## 11.1 Layout Guidelines

Layout is a critical portion of PMIC designs.

- Place VOUT, and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area sould be connected to the internal ground layer(s) using vias at the input bypass
  capacitor, the output filter cpacitor and directly under the TPS65251 device to provide a thermal path from the
  Powerpad land to ground.
- The AGND pin should be tied directly to the power pad under the IC and the power pad.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor.
   Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the COMP pins. The COMP and OSC pins are sensitive
  to noise so the components associated to these pins should be located as close as possible to the IC and
  routed with minimal lengths of trace.



# 11.2 Layout Example




Figure 35. Layout Schematic

# 11.3 Power Dissipation

The total power dissipation inside TPS65251 should not to exceed the maximum allowable junction temperature of 125°C. The maximum allowable power dissipation is a function of the thermal resistance of the package ( $R_{JA}$ ) and ambient temperature.

To calculate the temperature inside the device under continuous loading use the following procedure.

- 1. Define the set voltage for each converter.
- 2. Define the continuous loading on each converter. Make sure do not exceed the converter maximum loading.
- 3. Determine from the graphs below the expected losses (Y axis) in watts per converter inside the device. The losses depend on the input supply, the selected switching frequency, the output voltage and the converter chosen.
- 4. To calculate the maximum temperature inside the IC use the following formula:

$$T_{HOT\_SPOT} = T_A + P_{DIS} \times R_{\theta JA}$$

where

- T<sub>A</sub> is the ambient temperature
- P<sub>DIS</sub> is the sum of losses in all converters
- θ<sub>JA</sub> is the junction to ambient thermal impedance of the device and it is heavily dependant on board layout (27)

# TEXAS INSTRUMENTS

# **Power Dissipation (continued)**






Figure 36. Buck 1 Losses (W) vs Output Current  $V_{\rm IN}$  = 12 V,  $f_{\rm SW}$  = 500 kHz





 $V_O$  (from top to bottom) = 5 V , 3.3 V, 2.5 V, 1.8 V, 1.2 V

Figure 37. Buck 1 Losses (W) vs Output Current  $V_{IN} = 12 \text{ V}, f_{SW} = 1.1 \text{ MHz}$ 



 $V_O$  (from top to bottom) = 5 V , 3.3 V, 2.5 V, 1.8 V, 1.2 V





 $V_O$  (from top to bottom) = 5 V , 3.3 V, 2.5 V, 1.8 V, 1.2 V

Figure 39. Buck 2 and 3 Losses (W) vs Output Current  $\rm V_{IN}$  = 12 V,  $f_{\rm SW}$  = 1.1 MHz



# 12 器件和文档支持

# 12.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。请单击右上角的提醒我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知和修订此文档。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
905-6525100	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65251	Samples
TPS65251RHAR	ACTIVE	VQFN	RHA	40	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65251	Samples
TPS65251RHAT	ACTIVE	VQFN	RHA	40	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	TPS 65251	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liabilit	y arising out of such information	exceed the total purchase	price of the TI part(s) a	at issue in this document sold by	TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 16-Feb-2018

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65251RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65251RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 16-Feb-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65251RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS65251RHAT	VQFN	RHA	40	250	210.0	185.0	35.0

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司