



SLUS571 - SEPTEMBER 2003

# DUAL CHANNEL, SYNCHRONOUS STEP-DOWN PWM CONTROLLER

### **FEATURES**

- High Efficiency No Current Sense Resistor Required, R<sub>DS(on)</sub> Overcurrent Detection with Temperature Compensation
- Adjustable Output Voltage Down to 0.9 V
- Voltage-Mode PWM Control: Maximum 500-kHz Operation
- 180° Out-of-Phase Control
- Individual Standby and Soft-Start for Each Channel – Easy Power Sequencing
- Overvoltage and Undervoltage Protection
- Built-In Boot-Strap Diode
- Built-In 5-V Linear Regulator
- Accurate ± 1% 0.85-V Reference


### **APPLICATIONS**

- Consumer Game Systems
- DSP Applications
- Digital Set-Top Box
- VGA and Sound Cards

### **DESCRIPTION**

The TPS5124 is dual independent high efficiency synchronous step-down controller. It supports a low-voltage/high-current power supply applications that use either a 5-V or 12-V bus voltage. Since both controllers of the TPS5124 operate 180 degree out-of-phase, the input current ripple is minimized resulting in a smaller input capacitance and reduced power supply cost.

The current protection circuit detects the drain-to-source voltage drop across the high-side and low-side power MOSFET while it is conducting. Also, the current protection circuit has a temperature coefficient to compensate for the R<sub>DS(on)</sub> variation of the MOSFET. This resistor-less current protection and built-in boost diode simplify the system design and reduces the external parts count. Other features such as undervoltage lockout, overvoltage, undervoltage, and programmable short-circuit protection promote system reliability.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



UDG-03123

### **ABSOLUTE MAXIMUM RATINGS**

 $-40^{\circ}C \le T_{A} \le 85^{\circ}C$ , all voltage values are with respect to the network ground terminal unless otherwise noted. (1)

		TPS5124	UNIT
	VCC, STBY1, STBY2, TRIP1, TRIP2	-0.3 to 16	
land only	LH1, LH2 wrt GND	-0.3 to 22	
Input voltage range	LH1, LH2 (wrt the corresponding LL terminal)	-0.3 to 6	
	SS1, SS2, CT, INV1, INV2, SCP, VLSD	-0.3 to 6	
	OUT1_U, OUT2_U	-1 to 22	] ,,
Ouput voltage range	OUT1_U, OUT2_U (wrt the corresponding LL terminal)	-0.3 to 6	<b>1</b>
	LL1, LL2	–1 to 16	
	OUT1_D, OUT2_D, VREF5, FB1, FB2	-0.3 to 6	
	OUTGND1, OUTGND2	-0.3 to 0.3	
	REF	-0.3 to 3	
	VREF5	50	
Output current range	VREF	5	mA
Operating free-air temp	erature range, TA	-40 to 85	
Storage temperature ra	nge, T <sub>stg</sub>	-55 to 150	]
Junction temperature ra	nge, TJ	-40	°C
Lead temperature 1,6 m	nm (1/16 inch) from case for 10 seconds	300	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability

### **RECOMMENDED OPERATING CONDITIONS**

		MIN	NOM	MAX	UNIT
		6.5		15	
Supply voltage, V <sub>CC</sub>	(when VLSD is connected to VCC)	4.5		5.5	
	INV1, INV2, CT, SS1, SS2, SCP, FB1, FB2, OUT1_D, OUT2_D, VLSD	-0.1		5.9	V
Input voltage range	OUT1_U, OUT2_U, LH1, LH2	-0.1		21	
	TRIP1, TRIP2, LL1, LL2, STBY1, STBY2	-0.1		15	
Operating frequency, fOSC			300	500	kHz
Operating free-air temperature	range, T <sub>A</sub>	-40		85	°C



### **ELECTRICAL CHARACTERISTICS**

 $T_J = -40^{\circ}C$  to  $85^{\circ}C$ ,  $V_{CC} = 12 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	CURRENTS						
ICC	Supply current	$T_A = 25^{\circ}C$ , $V_{CT} = V_{INV1} = V_{INV2} = 0 V$		1.1	1.5	mA	
Iccs	V <sub>IN</sub> standby current	VSTBY1 = VSTBY2 = 0 V		0.1	10.0	μΑ	
5-V REGU	JLATOR						
V <sub>VREF5</sub>	Output voltage	$T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C}, \qquad 7.5 \mbox{\scriptsize V} \leq \mbox{\scriptsize V}_{\mbox{\scriptsize CC}} \leq 15 \mbox{\scriptsize V}, \\ \mbox{\scriptsize 0 mA} \leq \mbox{\scriptsize I}_{\mbox{\scriptsize O}} \leq 10 \mbox{\scriptsize mA}$	4.8	5.0	5.2	V	
V <sub>LN5</sub>	Line regulation	$7.5 \text{ V} \le \text{V}_{CC} \le 15 \text{ V}, \qquad I_{O} = 10 \text{ mA}$			20		
V <sub>LD5</sub>	Load regulation	1 mA ≤ I <sub>O</sub> ≤ 10 mA			40	mV	
los	Short-circuit output current	V <sub>REF5</sub> = 0 V, T <sub>A</sub> = 25°C	65			mA	
VTHH		high-to-low	3.6		4.2	V	
VTHL	UVLO threshold voltage	low-to-high	3.5		4.1	V	
VHYS	Hysteresis		30		150	mV	
	NCE VOLTAGE	•					
V <sub>REF</sub>	Reference voltage			0.85		V	
V <sub>REF(tol)</sub>	Reference voltage tolerance	$I_{REF} = 50 \mu\text{A}, \qquad T_{A} = 25^{\circ}\text{C}$	-0.5%		0.5%		
V <sub>REF(In)</sub>	Line regulation	$6.5 \text{ V} \le \text{V}_{CC} \le 15 \text{ V}, \qquad \text{I}_{REF} = 50 \mu\text{A}$	1	0.03	3.00		
V <sub>REF(Id)</sub>	Load regulation	0.1 μA ≤ I <sub>REF</sub> ≤ 1 mA		0.15	5.00	mV	
CONTRO	L	•	•				
VIH	High-level input voltage	STBY1, STBY2	2.2				
VIL	Low-level input voltage	STBY1, STBY2			0.3	V	
OUTPUT	VOLTAGE MONITOR	•					
	OVP comparator threshold voltage		0.90	0.95	1.00		
	UVP comparator threshold voltage		0.58	0.66	0.74	V	
		Overvoltage protection	-4	-8	-12		
	Timer latch current source	Undervoltage protection	-1	-1.7	-2.3	μΑ	
OSCILLA	TOR	•	•				
fosc	Frequency	$C_T = 47 \text{ pF},   T_A = 25^{\circ}C$		300		kHz	
.,		DC	1.0	1.1	1.2		
V <sub>OSC(h)</sub>	High-level output voltage	fOSC = 300 kHz		1.14		.,	
., "		DC	0.4	0.5	0.6	V	
Vosc(I)	Low-level output voltage	f <sub>OSC</sub> = 300 kHz		0.46			
ERROR A	AMPLIFIER	•					
VIO	Input offset voltage	T <sub>A</sub> = 25°C		2	10	mV	
	Open-loop voltage gain		50			dB	
	Unity gain bandwidth			2.5		MHz	
ISINK	Output sink current	V <sub>O</sub> = 2.5 V	2	4			
ISRC	Output source current	V <sub>O</sub> = 2.5 V	-2	-4		mA	
DUTY CO	ONTROL	•	•				
	Maximum duty cycle	$f_{OSC} = 300 \text{ kHz},  V(I_{NV1}) = V(I_{NV2}) = 0 \text{ V}$		80%			



### **ELECTRICAL CHARACTERISTICS(continued)**

 $T_J = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 12 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT	T DRIVER	•	-			-
	OUT_U sink current	$V_{(OUTx\_U)} - V_{(LLx)} = 3 V$		1.2		
	OUT_U source current	$V_{(LHx)} - V_{(OUTx\_U)} = 3 V$		-1.2		•
	OUT_D sink current	$V(OUTx_D) = 3 V$		1.5		А
	OUT_D source current	V(OUTx_D) = 2 V		-1.5		
SOFT S	TART					
ISOFT	Soft-start current		-1.3	-2.3	-2.9	μΑ
CURRE	NT PROTECTION					
I <sub>TRIP</sub>	TRIP current	T <sub>A</sub> = 25°C	11	13	15	μΑ
TC	TRIP current temperature coefficient	T <sub>A</sub> = 25°C		3400		ppm/°C

### **AVAILABLE OPTIONS**


т.	PACKAGED DEVICES(1)
'A	PLASTIC TSSOP (DBT)
-40°C to 85°C	TPS5124DBT

<sup>(1)</sup> The DBT package is available taped and reeled.
Add an R suffix to the device type (e.g. TPS5124DBTR) to order quantities of 2,000 devices per reel.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 85°C POWER RATING
30-pin DBT	874 mW	7.0 mW/°C	454 mW

# DBT PACKAGE (TOP VIEW)




## **TERMINAL FUNCTIONS**

TERMIN	IAL		
NAME	NO.	1/0	DESCRIPTION
СТ	5	I/O	External capacitor from CT to GND adjusts frequency of the triangle oscillator.
FB1	2	0	Feedback output of SBRC-Channel 1 error amplifier.
FB2	14	0	Feedback output of SBRC-Channel 2 error amplifier.
GND	7	_	Signal GND.
INV1	1	- 1	Inverting inputs of Channel 1 error amplifier and OVP1/UVP1 comparator.
INV2	15	I	Inverting inputs of Channel 2 error amplifier and OVP2/UVP2 comparator.
LH1	30	I/O	Bootstrap capacitor connection for Channel 1 high-side gate driver.
LH2	16	I/O	Bootstrap capacitor connection for Channel 2 high-side gate driver.
LL1	28	I/O	CH1 high-side gate driving return. Connect this pin to the junction of the high-side and low-side MOSFETs for floating drive configuration. This pin is also an input terminal for current comparator.
LL2	18	I/O	CH2 high-side gate driving return. Connect this pin to the junction of the high-side and low-side MOSFETs for floating drive configuration. This pin is also an input terminal for current comparator.
NC	4,6,12	-	No connection.
OUT1_D	27	0	Gate drive output for Channel 1 low-side MOSFETs.
OUT2_D	19	0	Gate drive output for Channel 2 low-side MOSFETs.
OUT1_U	29	0	Gate drive output for Channel 1 high-side MOSFETs.
OUT2_U	17	0	Gate drive output for Channel 2 high-side MOSFETs.
OUTGND1	26	-	Ground for Channel 1 MOSFET drivers.
OUTGND2	20	-	Ground for Channel 2 MOSFET drivers.
REF	8	0	0.85-V reference voltage output. This 0.85-V reference voltage is used to set the output voltage and the reference for the overvoltage and undervoltage protections. This reference voltage is dropped down from the internal 5-V regulator.
SCP	11	I/O	Fault latch timer pin. An external capacitor connected between SCP and GND sets SCP enable time up.
SS1	3	I/O	Soft start control for Channel 1. Connect an external capacitor between this pin and GND to specify SOFT-START time.
SS2	13	I/O	Soft start control for Channel 2. Connect an external capacitor between this pin and GND to specify SOFT-START time.
STBY1	9	1	Standby control input for Channel 1. It can be switched into standby mode by grounding the STBY1 pin.
STBY2	10	- 1	Standby control input for Channel 2. It can be switched into standby mode by grounding the STBY2 pin.
TRIP1	25	I	External resistor connection for Channel 1 output current protection control.
TRIP2	23	I	External resistor connection for Channel 2 output current protection control.
VCC	24	I	Supply voltage input
VLSD	21	_	Supply voltage input for low side driver. Typically connected to VREF5 with R-C filter when $V_{VCC}$ is between 6.5V and 15V and connected to VCC with filter when $V_{VCC}$ is between 4.5 V and 5.5 V.
VREF5	22	0	5V linear regulator output. When V <sub>VCC</sub> is between 4.5V and 5.5V should be connected to VCC.



### **FUNCTIONAL BLOCK DIAGRAM**





### **FUNCTIONAL DESCRIPTION**

### INPUT VOLTAGE RANGE

TPS5124 supports two input voltage ranges. When  $V_{VCC}$  is between 6.5 V and 15 V, VLSD is connected to VREF5 with R-C filter (see Figure 1). When  $V_{VCC}$  is between 4.5 V and 5.5 V, VLSD is connected to VCC with R-C filter and VREF5 is connected to VCC. (see Figure 2).

### **REFERENCE VOLTAGE (0.85 V)**

This 0.85-V reference voltage is used to set the output voltage and the reference for the overvoltage and undervoltage protections. This reference voltage is dropped down from the internal 5V regulator.

### **PWM OPERATION**

TPS5124 includes dual synchronous buck regulator controllers (SBRC) that operate 180° out of phase and same frequency. Both channels have individual standby and softstart controller.

### **5-V REGULATOR**

An internal linear voltage regulator is used for the reference voltage and power supply of internal circuit. When this regulator is connected to the VLSD pin, it is used for powering the low-side driver and powering the high-side driver through the built-in bootstrap diode or external bootstrap circuit. It is active if either STBY1 or STBY2 is HIGH and has a tolerance of 4 %.

### **ERROR AMPLIFIER**

Each channel has its own error amplifier to regulate the output voltage of the synchronous buck converter. The unity gain bandwidth is 2.5 MHz. This decreases the amplifier delay during fast load transients and contributes to a fast transient response.

### **LOW-SIDE DRIVER**

The low-side driver is designed to drive high current and low  $R_{DS(on)}$  N-channel MOSFET(s). The maximum drive voltage is 5 V from the VLSD pin. The current rating of the driver is typically 1.5 A at source and sink.

### **HIGH-SIDE DRIVER**

The high-side driver is designed to drive high current and low  $R_{DS(on)}$  N-channel MOSFET(s). The current rating of the driver is 1.2 A (typ.) at source and sink. When configured as a floating driver a bias voltage is delivered from the VSLD pin through built-in bootstrap diode or external bootstrap circuit. When the MOSFET needs high gate threshold voltage, it is useful to add the external schottky diodes which provide a higher voltage for the gate drive than using the built-in diodes. The instantaneous drive current is supplied by the flying capacitor between the LH and LL pins since a bias power supply does not usually have low impedance. The maximum voltage between the OUTx\_U and LLx pins is about 5.5 V when the VSLD pin is connected to the VREF5 pin. The maximum voltage that can be applied between the LH and OUTGND pins is 22 V.

### **DEAD-TIME**

The internally defined dead-time prevents shoot-through current flowing through the main power MOSFETs during switching transitions.



### **FUNCTIONAL DESCRIPTION**

### **OVER CURRENT PROTECTION (OCP)**

Over current protection (OCP) is achieved by comparing the drain-to-source voltage of the high-side and low-side MOSFET to a set-point voltage, which is defined by both the internal current source,  $I_{TRIP}$ , and the external resistor connected between the VCC and TRIP pins.  $I_{TRIP}$  has a typical value of 13  $\mu$ A at 25°C. When the low-side MOSFET's drain-to-source voltage exceeds the set-point voltage during low-side conduction, the high-side current comparator becomes active, and the low-side on pulse is extended until this voltage comes back below the threshold. If the set-point voltage is exceeded during high-side conduction in the following cycle, the current limit circuit terminates the high-side driver pulse. Together this action has the effect of decreasing the output voltage until the under voltage protection circuit is activated to latch both the high-side and low-side drivers OFF. In the TPS5124, trip current ( $I_{TRIP}$ ) has a temperature coefficient of 3400 ppm/°C in order to compensate for temperature drift of the MOSFET on-resistance.

### **OVER VOLTAGE PROTECTION (OVP)**

For over voltage protection (OVP), the TPS5124 monitors the INV pin voltage. When the INV pin voltage is higher than 0.95 V (0.85 V +12%), the OVP comparator output goes low and the SCP timer starts to charge an external capacitor connected to SCP pin. After a set time, the SCP circuit latches the high-side MOSFET driver to OFF state and low-side MOSFET drivers to ON state. The timer source current for the OVP latch is 8  $\mu$ A(typ.), and the time-up voltage is 1.185 V (typ.). The OVP timer is designed to be five times faster than the under voltage protection timer described below.

### **UNDER VOLTAGE PROTECTION (UVP)**

For under voltage protection (UVP), the TPS5124 monitors the INV pin voltage. When the INV pin voltage is lower than 0.66 V (0.85 V - 22%), the UVP comparator output goes low, and the SCP timer starts to charge the external capacitor connected to SCP pin. Also, when the current comparator triggers the OCP, the UVP comparator detects the under voltage output and starts the SCP capacitor charge, too. After a set time, the SCP circuit latches both of the MOSFET drivers to the OFF state. The timer latch source current for UVP is 1.6  $\mu$ A (typ.), and the time-up voltage is also 1.185 V (typ.).

### SCP (TIMER)

When an OVP or UVP comparator output goes low, the SCP circuit starts to charge the SCP capacitor. If the SCP pin voltage goes beyond a constant level, the TPS5124 latches the MOSFET drivers. At this time, the state of MOSFET is different depending on the OVP alert and the UVP alert. The enable time used to latch the MOSFET drivers is decided by the value of the SCP capacitor. The charging constant current value depends on whether it is an OVP alert or a UVP alert as shown in the following equation:

$$I_{SCP(ovp)} = I_{SCP(uvp)} \times 5$$
(1)

### SOFT START

Soft-start ramp up of the SBRC is controlled by the SSx pin voltage. After the STBY pin is raised to a HIGH level, an internal current source charges up an external capacitor connected between the SSx and GND pins. The soft-start time is easily calculated by the supply current and the capacitance value.



### **FUNCTIONAL DESCRIPTION**

### **STANDBY**

The SBRC controller can be switched into standby mode separately by grounding STBY pin.

Table 1. Standby Logic

STBY1	STBY2	SBRC (CH1)	SBRC (CH2)	5-V REGULATOR
L	L	DISABLED	DISABLED	DISABLED
L	Н	DISABLED	ENABLED	ENABLED
Н	L	ENABLED	DISABLED	ENABLED
Н	Н	ENABLED	ENABLED	ENABLED

### **UNDERVOLTAGE LOCK OUT (UVLO)**

For undervoltage lock out (UVLO), the TPS5124 monitors VREF5 voltage. When the VREF5 voltage decreases below about 4.1 V, the output stages of both SBRC are turned off. This state is not latched and the operation recovers immediately after the input voltage becomes higher than about 4.2 V again. The typical hysteresis voltage is 40 mV.

### **PHASE INVERTER**

The SBRC (CH2) of the TPS5124 operates in the same phase as the internal triangular oscillator output while the SBRC (CH1) operates 180° out of phase. When the SBRC (CH1) and the SBRC (CH2) share the same input power supply, the TPS5124 reduces input current ripple and enables the input capacitor value smaller.

### **OSCILLATOR**

TPS5124 has a triangle oscillator generator internal to the device. The oscillation frequency is set by the size of the capacitor connected to the CT pin.






Figure 1. Simplified Application Schematic ( $V_{IN} = 12 V[typ]$ )






Figure 2. Simplified Application Schematic ( $V_{IN} = 5 V[typ]$ )



# SUPPLY CURRENT VS JUNCTION TEMPERATURE 3.0 VINV = VCT = 0 V VVCC = 12 V 2.5 1.0 -50 0 50 100 150 T.J - Junction Temperature - °C

Figure 3

**SCP CURRENT** 

# JUNCTION TEMPERATURE -10 -8 VVCC = 12 V OVP -8 -8 -9 UVP 0 -50 0 50 TJ - Junction Temperature - °C

Figure 5

vs JUNCTION TEMPERATURE

SHUTDOWN SUPPLY CURRENT




Figure 4

# TRIP CURRENT vs JUNCTION TEMPERATURE




Figure 6



# 

Figure 7

# **OSCILLATOR FREQUENCY TIMING CAPACITANCE** 1000 T<sub>J</sub> = 25°C V<sub>V</sub>CC = 12 V fosc - Oscillator Frequency - kHz 100 10 0 50 100 150 200 250 350 300 C<sub>CT</sub> - TIMING CAPACITANCE - pF

Figure 9

# UVP THRESHOLD VOLTAGE VS JUNCTION TEMPERATURE




Figure 8

# MAXIMUM DUTY CYCLE vs JUNCTION TEMPERATURE





Figure 10



www.ti.com 13-Jul-2022

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS5124DBT	ACTIVE	TSSOP	DBT	30	60	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS5124	Samples
TPS5124DBTR	ACTIVE	TSSOP	DBT	30	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS5124	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Jul-2022

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

### TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS5124DBTR	TSSOP	DBT	30	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

www.ti.com 5-Jan-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS5124DBTR	TSSOP	DBT	30	2000	367.0	367.0	38.0	

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS5124DBT	DBT	TSSOP	30	60	530	10.2	3600	3.5

SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated