

# 具有 ±15kV ESD 保护功能的 3V 至 5.5V 多通道 RS-232 线路驱动器和接收器

## 1 特性


- 为 RS-232 总线引脚提供 ESD 保护
  - ±15kV 人体放电模型 (HBM)
  - ±8kV IEC61000-4-2 接触放电
  - ±15kV IEC61000-4-2 气隙放电
- 符合或超出 TIA/EIA-232-F 和 ITU v.28 标准的要求
- 由 3V 至 5.5V  $V_{CC}$  电源供电
- 速率高达 500kbit/s
- 两个驱动器和两个接收器
- 低待机电流。..1 $\mu$ A (典型值)
- 外部电容器 ...4  $\times$  0.1 $\mu$ F
- 接受 5V 逻辑输入及 3.3V 电源
- 适合 SNx5C3222E 的备选高速引脚兼容器件 (1Mbit/s)

## 2 应用

- 工业 PC
- 有线网络
- 数据中心和网络设备
- 笔记本电脑
- 手持设备

## 3 说明

MAX3222E 由两个线路驱动器、两个线路接收器和一个双电荷泵电路组成，具有引脚对引脚（串行端口连接引脚，包括 GND）±15kV ESD 保护。



引脚编号用于 DB、DW 和 PW 封装。

逻辑图 (正逻辑)

该器件符合 TIA/EIA-232-F 的要求并在异步通信控制器与串行端口连接器之间提供电气接口。电荷泵和四个小型外部电容器支持由 3V 至 5.5V 单电源供电。该器件以高达 500kbit/s 的典型数据信号传输速率运行，驱动器输出压摆率最大为 30V/ $\mu$ s。

通过设置关断 (PWRDOWN) 输入低电平（仅从电源消耗 1 $\mu$ A 电流），可以将 MAX3222E 置于关断模式。当器件关断时，接收器保持活动状态，而驱动器置于高阻抗状态。此外，在关断期间，将会禁用板载电荷泵； $V+$  降低至  $V_{CC}$ ， $V-$  升高至 GND。通过将启用 (EN) 设置为高电平，接收器输出也可以置于高阻抗状态。

### 器件信息

| 器件型号     | 封装 <sup>(1)</sup> | 封装尺寸 (标称值)        |
|----------|-------------------|-------------------|
| MAX3222E | DB (SSOP) (20)    | 10.2 mm x 5.30 mm |
|          | DW (SOIC) (20)    | 15.4mm x 7.50mm   |
|          | PW (TSSOP) (20)   | 7.80 mm x 4.40mm  |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

## Table of Contents

|  |   |  |    |
|--|---|--|----|
| <b>1 特性</b> .....                              | 1 | <b>7 Parameter Measurement Information</b> .....                 | 8  |
| <b>2 应用</b> .....                              | 1 | <b>8 Detailed Description</b> .....                              | 10 |
| <b>3 说明</b> .....                              | 1 | 8.1 Functional Block Diagram.....                                | 10 |
| <b>4 Revision History</b> .....                | 2 | 8.2 Device Functional Modes.....                                 | 10 |
| <b>5 Pin Configuration and Functions</b> ..... | 3 | <b>9 Application and Implementation</b> .....                    | 11 |
| <b>6 Specifications</b> .....                  | 4 | 9.1 Application Information.....                                 | 11 |
| 6.1 Absolute Maximum Ratings.....              | 4 | 9.2 Typical Application.....                                     | 11 |
| ESD Ratings.....                               | 4 | <b>10 Device and Documentation Support</b> .....                 | 12 |
| ESD Ratings - IEC Specifications.....          | 4 | 10.1 接收文档更新通知.....   | 12 |
| 6.2 Recommended Operating Conditions.....      | 5 | 10.2 支持资源.....   | 12 |
| 6.3 Thermal Information.....                   | 5 | 10.3 商标.....   | 12 |
| 6.4 Electrical Characteristics.....            | 5 | 10.4 Electrostatic Discharge Caution.....                        | 12 |
| 6.5 Electrical Characteristics: Driver.....    | 6 | 10.5 术语表.....  | 12 |
| 6.6 Switching Characteristics: Driver.....     | 6 | <b>11 Mechanical, Packaging, and Orderable Information</b> ..... | 12 |
| 6.7 Electrical Characteristics: Receiver.....  | 7 |  |    |
| 6.8 Switching Characteristics: Receiver.....   | 7 |  |    |


## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| Changes from Revision B (August 2021) to Revision C (January 2023)                                      | Page |
|---|------|
| • Changed the <i>ESD Ratings - IEC Specifications</i> table note to include the DB package.....         | 4    |
| • Changed the values of $R_{\theta JA}$ in the <i>Thermal Information</i> table for the DB package..... | 5    |

| Changes from Revision A (September 2009) to Revision B (August 2021)   | Page |
|--|------|
| • 更新了应用部分的列表。.....   | 1    |
| • 删除了订购信息表.....  | 1    |
| • 添加了器件信息表、引脚配置和功能、详细说明部分、应用和实施部分.....   | 1    |
| • Deleted the Package thermal impedance from the <i>Absolute Maximum Ratings</i> .....   | 4    |
| • Changed the <i>ESD Ratings</i> table.....  | 4    |
| • Added the <i>ESD Ratings - IEC Specifications</i> table.....   | 4    |
| • Added the <i>Thermal Information</i> table.....  | 5    |
| • Changed the value of $R_{\theta JA}$ for PW package (previously in the <i>Absolute Maximum Ratings</i> table), and added additional thermal parameters for all packages in the <i>Thermal Information</i> table..... | 5    |

## 5 Pin Configuration and Functions



Not to scale

**图 5-1. DB, DW, or PW Package (Top View)**

**表 5-1. Pin Functions**

| PIN             |       | TYPE | DESCRIPTION                 |
|-----------------|-------|------|-----------------------------|
| NAME            | NO.   |      |                             |
| C1+             | 2     | —    | Charge pump capacitor pin   |
| C1-             | 4     | —    | Charge pump capacitor pin   |
| C2+             | 5     | —    | Charge pump capacitor pin   |
| C2-             | 6     | —    | Charge pump capacitor pin   |
| DIN1            | 13    | I    | Driver logic input          |
| DIN2            | 12    | I    | Driver logic input          |
| DOUT1           | 17    | O    | RS-232 driver output        |
| DOUT2           | 8     | O    | RS-232 driver output        |
| EN              | 1     | I    | Receiver enable, active low |
| GND             | 18    | —    | Ground                      |
| NC              | 11,14 | —    | No internal connection      |
| PWRDOWN         | 20    | I    | Driver disable, active low  |
| RIN1            | 16    | I    | RS-232 receiver input       |
| RIN2            | 9     | I    | RS-232 receiver input       |
| ROUT1           | 15    | O    | Receiver logic output       |
| ROUT2           | 10    | O    | Receiver logic output       |
| V <sub>CC</sub> | 19    | —    | Power Supply                |
| V+              | 3     | —    | Charge pump capacitor pin   |
| V-              | 7     | —    | Charge pump capacitor pin   |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                  |   | MIN  | MAX | UNIT |          |
|------------------|---|--|-----|------|----------|
| V <sub>CC</sub>  | Supply voltage range <sup>(2)</sup>                 | -0.3                                       | 6   | V    |          |
| V+               | Positive-output supply voltage range <sup>(2)</sup> | -0.3                                       | 7   | V    |          |
| V-               | Negative-output supply voltage range <sup>(2)</sup> | 0.3  | -7  | V    |          |
| V+ - V-          | Supply voltage difference <sup>(2)</sup>            |  | 13  | V    |          |
| V <sub>I</sub>   | Input voltage range                                 | Driver ( $\overline{\text{EN}}$ , PWRDOWN) |     | V    |          |
|                  |   |  |     |      | Receiver |
| V <sub>O</sub>   | Output voltage range                                | Driver                                     |     | V    |          |
|                  |   |  |     |      | Receiver |
| T <sub>J</sub>   | Operating virtual junction temperature              |  | 150 | °C   |          |
| T <sub>stg</sub> | Storage temperature range                           | -65  | 150 | °C   |          |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network GND.

### ESD Ratings

|                    |                         |   |  | TYP     | UNIT |
|--------------------|-------------------------|---|--|---------|------|
| V <sub>(ESD)</sub> | Electrostatic Discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>     | All pins except RIN1, RIN2, DOUT1 and DOUT2 pins | ±3000   | V    |
|                    |                         |   | RIN1, RIN2, DOUT1 and DOUT2 pins to GND          | ±15,000 |      |
|                    |                         | Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup> | All pins   | ±1500   |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### ESD Ratings - IEC Specifications

|                    |                         |   |                               | TYP     | UNIT |
|--------------------|-------------------------|---|-------------------------------|---------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | IEC 61000-4-2, Contact Discharge <sup>(1)</sup> | RIN1, RIN2, DOUT1, DOUT2 pins | ±8,000  | V    |
|                    |                         | IEC 61000-4-2, Air-Gap Discharge <sup>(1)</sup> |                               | ±15,000 |      |

- (1) For PW and DB packages only, a minimum of 1- $\mu$ F capacitor is required between V<sub>CC</sub> and GND to meet the specified IEC 61000-4-2 rating.

## 6.2 Recommended Operating Conditions

See [图 9-1](#) and <sup>(1)</sup>

|                |   |   | MIN                     | NOM | MAX | UNIT |
|----------------|---|---|-------------------------|-----|-----|------|
| Supply voltage |   | $V_{CC} = 3.3\text{ V}$                                   | 3                       | 3.3 | 3.6 | V    |
|                |   | $V_{CC} = 5\text{ V}$                                     | 4.5                     | 5   | 5.5 |      |
| $V_{IH}$       | Driver and control high-level input voltage | DIN, $\overline{\text{EN}}$ , $\overline{\text{PWRDOWN}}$ | $V_{CC} = 3.3\text{ V}$ | 2   |     | V    |
|                |   |   | $V_{CC} = 5\text{ V}$   | 2.4 |     |      |
| $V_{IL}$       | Driver and control low-level input voltage  | DIN, $\overline{\text{EN}}$ , $\overline{\text{PWRDOWN}}$ |                         |     | 0.8 | V    |
| $V_I$          | Driver and control input voltage            | DIN, $\overline{\text{EN}}$ , $\overline{\text{PWRDOWN}}$ | 0                       |     | 5.5 | V    |
| $V_I$          | Receiver input voltage                      |   | -25                     |     | 25  | V    |
| $T_A$          | Operating free-air temperature              | MAX3222EC   | 0                       |     | 70  | °C   |
|                |   | MAX3222EI   | -40                     |     | 85  |      |

(1) Test conditions are C1–C4 = 0.1  $\mu\text{F}$  at  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ; C1 = 0.047  $\mu\text{F}$ , C2–C4 = 0.33  $\mu\text{F}$  at  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

## 6.3 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |  | MAX3222E  |           |            | UNIT |
|-------------------------------|--|-----------|-----------|------------|------|
|                               |  | DB (SSOP) | DW (SOIC) | PW (TSSOP) |      |
|                               |  | 20 Pins   | 20 Pins   | 20 Pins    |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 91.0      | 58.0      | 94.1       | °C/W |
| $R_{\theta JC(\text{top})}$   | Junction-to-case (top) thermal resistance    | 46.2      | 30.0      | 35.2       | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 46.1      | 29.6      | 45.5       | °C/W |
| $\Psi_{JT}$                   | Junction-to-top characterization parameter   | 12.3      | 7.7       | 3.1        | °C/W |
| $\Psi_{JB}$                   | Junction-to-board characterization parameter | 45.6      | 29.3      | 45.1       | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

## 6.4 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [图 9-1](#))

| PARAMETER |  | TEST CONDITIONS <sup>(2)</sup>                   | MIN | TYP <sup>(1)</sup> | MAX     | UNIT          |
|-----------|--|--|-----|--------------------|---------|---------------|
| $I_I$     | Input leakage current ( $\overline{\text{EN}}$ , $\overline{\text{PWRDOWN}}$ ) |  |     | $\pm 0.01$         | $\pm 1$ | $\mu\text{A}$ |
| $I_{CC}$  | Supply current   | No load, $\overline{\text{PWRDOWN}}$ at $V_{CC}$ |     | 0.3                | 1       | mA            |
|           | Supply current (powered off)   | No load, $\overline{\text{PWRDOWN}}$ at GND      |     | 1                  | 10      | $\mu\text{A}$ |

(1) All typical values are at  $V_{CC} = 3.3\text{ V}$  or  $V_{CC} = 5\text{ V}$ , and  $T_A = 25^\circ\text{C}$ .

(2) Test conditions are C1–C4 = 0.1  $\mu\text{F}$  at  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ; C1 = 0.047  $\mu\text{F}$ , C2–C4 = 0.33  $\mu\text{F}$  at  $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ .

## 6.5 Electrical Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 9-1](#))

| PARAMETER       |   | TEST CONDITIONS <sup>(3)</sup>                              |  | MIN  | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------|---|---|--|--|--------------------|-----|------|
| V <sub>OH</sub> | High-level output voltage                   | DOUT at R <sub>L</sub> = 3 kΩ to GND, DIN = GND             |  | 5  | 5.4                |     | V    |
| V <sub>OL</sub> | Low-level output voltage                    | DOUT at R <sub>L</sub> = 3 kΩ to GND, DIN = V <sub>CC</sub> |  | -5   | -5.4               |     | V    |
| I <sub>IH</sub> | High-level input current                    | V <sub>I</sub> = V <sub>CC</sub>                            |  |  | ±0.01              | ±1  | μA   |
| I <sub>IL</sub> | Low-level input current                     | V <sub>I</sub> at GND                                       |  |  | ±0.01              | ±1  | μA   |
| I <sub>OS</sub> | Short-circuit output current <sup>(2)</sup> | V <sub>CC</sub> = 3.6 V                                     | V <sub>O</sub> = 0 V                                   |  | ±35                | ±60 | mA   |
|                 |   | V <sub>CC</sub> = 5.5 V                                     |  |  |                    |     |      |
| r <sub>o</sub>  | Output resistance                           | V <sub>CC</sub> , V+, and V- = 0 V, V <sub>O</sub> = ±2 V   |  | 300  | 10M                |     | Ω    |
| I <sub>OZ</sub> | Output leakage current                      | PWRDOWN = GND   | V <sub>CC</sub> = 3 V to 3.6 V, V <sub>O</sub> = ±12 V |  |                    | ±25 | μA   |
|                 |   |   |  | V <sub>CC</sub> = 4.5 V to 5.5 V, V <sub>O</sub> = ±10 V |                    |     |      |

(1) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(2) Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

(3) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

## 6.6 Switching Characteristics: Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 9-1](#))

| PARAMETER          |  | TEST CONDITIONS <sup>(3)</sup>                                     |   | MIN | TYP <sup>(1)</sup> | MAX | UNIT   |
|--------------------|--|--|---|-----|--------------------|-----|--------|
|                    | Maximum data rate  | C <sub>L</sub> = 1000 pF, One DOUT switching,                      | R <sub>L</sub> = 3 kΩ, See <a href="#">Figure 7-1</a> | 250 | 500                |     | kbit/s |
| t <sub>sk(p)</sub> | Pulse skew <sup>(2)</sup>                                      | C <sub>L</sub> = 150 pF to 2500 pF, See <a href="#">Figure 7-2</a> | R <sub>L</sub> = 3 kΩ to 7 kΩ,                        |     | 300                |     | ns     |
| SR(tr)             | Slew rate, transition region (see <a href="#">Figure 7-1</a> ) | R <sub>L</sub> = 3 kΩ to 7 kΩ, V <sub>CC</sub> = 3.3 V             | C <sub>L</sub> = 150 pF to 1000 pF                    | 6   |                    | 30  | V/μs   |
|                    |  |  | C <sub>L</sub> = 150 pF to 2500 pF                    | 4   |                    | 30  |        |

(1) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(2) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

(3) Test conditions are C1–C4 = 0.1 μF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 μF, C2–C4 = 0.33 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

## 6.7 Electrical Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 9-1](#))

| PARAMETER        |   | TEST CONDITIONS <sup>(2)</sup> | MIN                   | TYP <sup>(1)</sup>    | MAX | UNIT |
|------------------|---|--------------------------------|-----------------------|-----------------------|-----|------|
| V <sub>OH</sub>  | High-level output voltage                               | I <sub>OH</sub> = -1 mA        | V <sub>CC</sub> - 0.6 | V <sub>CC</sub> - 0.1 |     | V    |
| V <sub>OL</sub>  | Low-level output voltage                                | I <sub>OL</sub> = 1.6 mA       |                       |                       | 0.4 | V    |
| V <sub>IT+</sub> | Positive-going input threshold voltage                  | V <sub>CC</sub> = 3.3 V        |                       | 1.5                   | 2.4 | V    |
|                  |   | V <sub>CC</sub> = 5 V          |                       | 1.8                   | 2.4 |      |
| V <sub>IT-</sub> | Negative-going input threshold voltage                  | V <sub>CC</sub> = 3.3 V        | 0.6                   | 1.2                   |     | V    |
|                  |   | V <sub>CC</sub> = 5 V          | 0.8                   | 1.5                   |     |      |
| V <sub>hys</sub> | Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> ) |                                |                       | 0.3                   |     | V    |
| I <sub>OZ</sub>  | Output leakage current                                  | EN = 1                         |                       | ±0.05                 | ±10 | µA   |
| r <sub>i</sub>   | Input resistance  | V <sub>I</sub> = ±3 V to ±25 V | 3                     | 5                     | 7   | kΩ   |

(1) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(2) Test conditions are C1–C4 = 0.1 µF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at V<sub>CC</sub> = 5 V ± 0.5 V.

## 6.8 Switching Characteristics: Receiver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



| PARAMETER          |   | TEST CONDITIONS <sup>(3)</sup>   | TYP <sup>(1)</sup> | UNIT |
|--------------------|---|--|--------------------|------|
| t <sub>PLH</sub>   | Propagation delay time, low- to high-level output | C <sub>L</sub> = 150 pF, See <a href="#">Figure 7-3</a>                        | 300                | ns   |
| t <sub>PHL</sub>   | Propagation delay time, high- to low-level output | C <sub>L</sub> = 150 pF, See <a href="#">Figure 7-3</a>                        | 300                | ns   |
| t <sub>en</sub>    | Output enable time                                | C <sub>L</sub> = 150 pF, R <sub>L</sub> = 3 kΩ, See <a href="#">Figure 7-4</a> | 200                | ns   |
| t <sub>dis</sub>   | Output disable time                               | C <sub>L</sub> = 150 pF, R <sub>L</sub> = 3 kΩ, See <a href="#">Figure 7-4</a> | 200                | ns   |
| t <sub>sk(p)</sub> | Pulse skew <sup>(2)</sup>                         | See <a href="#">Figure 7-3</a>   | 300                | ns   |

(1) All typical values are at V<sub>CC</sub> = 3.3 V or V<sub>CC</sub> = 5 V, and T<sub>A</sub> = 25°C.

(2) Pulse skew is defined as |t<sub>PLH</sub> - t<sub>PHL</sub>| of each channel of the same device.

(3) Test conditions are C1–C4 = 0.1 µF at V<sub>CC</sub> = 3.3 V ± 0.3 V; C1 = 0.047 µF, C2–C4 = 0.33 µF at V<sub>CC</sub> = 5 V ± 0.5 V.



## 7 Parameter Measurement Information



$$SR(tr) = \frac{6\text{ V}}{t_{THL} \text{ or } t_{TLH}}$$



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .

**图 7-1. Driver Slew Rate**



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR = 250 kbit/s,  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .



**图 7-2. Driver Pulse Skew**



- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\text{ ns}$ ,  $t_f \leq 10\text{ ns}$ .

**图 7-3. Receiver Propagation Delay Times**






- A.  $C_L$  includes probe and jig capacitance.
- B. The pulse generator has the following characteristics:  $Z_O = 50\ \Omega$ , 50% duty cycle,  $t_r \leq 10\ ns$ ,  $t_f \leq 10\ ns$ .

**图 7-4. Receiver Enable and Disable Times**

## 8 Detailed Description

### 8.1 Functional Block Diagram



Pin numbers are for the DB, DW, and PW packages.

图 8-1. Logic Diagram (Positive Logic)

### 8.2 Device Functional Modes

表 8-1. Function Table: Each Driver

| INPUTS <sup>(1)</sup> |         | OUTPUT<br>DOUT |
|-----------------------|---------|----------------|
| DIN                   | PWRDOWN |                |
| X                     | L       | Z              |
| L                     | H       | H              |
| H                     | H       | L              |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance

表 8-2. Function Table: Each Receiver

| INPUTS <sup>(1)</sup> |    | OUTPUT<br>ROUT |
|-----------------------|----|----------------|
| RIN                   | EN |                |
| L                     | L  | H              |
| H                     | L  | L              |
| X                     | H  | Z              |
| Open                  | L  | H              |

(1) H = high level, L = low level, X = irrelevant,  
Z = high impedance (off),  
Open = input disconnected or connected driver off


## 9 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 Application Information

### 9.2 Typical Application



† C3 can be connected to  $V_{CC}$  or GND.

NOTES: A. Resistor values shown are nominal.

B. NC – No internal connection

C. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

$V_{CC}$  vs CAPACITOR VALUES

| $V_{CC}$          | C1            | C2, C3, and C4 |
|-------------------|---------------|----------------|
| 3.3 V $\pm$ 0.3 V | 0.1 $\mu$ F   | 0.1 $\mu$ F    |
| 5 V $\pm$ 0.5 V   | 0.047 $\mu$ F | 0.33 $\mu$ F   |
| 3 V to 5.5 V      | 0.1 $\mu$ F   | 0.47 $\mu$ F   |

图 9-1. Typical Operating Circuit and Capacitor Values

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 10.2 支持资源

TI E2E™ [支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《[使用条款](#)》。

### 10.3 商标

TI E2E™ is a trademark of Texas Instruments.  
所有商标均为其各自所有者的财产。

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| MAX3222ECDWR     | ACTIVE        | SOIC         | DW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | 0 to 70      | MAX3222EC               | <a href="#">Samples</a> |
| MAX3222ECPWR     | ACTIVE        | TSSOP        | PW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | 0 to 70      | MP222EC                 | <a href="#">Samples</a> |
| MAX3222EIDBR     | ACTIVE        | SSOP         | DB              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | MP222EI                 | <a href="#">Samples</a> |
| MAX3222EIDWR     | ACTIVE        | SOIC         | DW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | MAX3222EI               | <a href="#">Samples</a> |
| MAX3222EIPWR     | ACTIVE        | TSSOP        | PW              | 20   | 2000        | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | MP222EI                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MAX3222ECDWR | SOIC         | DW              | 20   | 2000 | 330.0              | 24.4               | 10.8    | 13.3    | 2.7     | 12.0    | 24.0   | Q1            |
| MAX3222ECPWR | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.0     | 1.4     | 8.0     | 16.0   | Q1            |
| MAX3222ECPWR | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.0     | 1.4     | 8.0     | 16.0   | Q1            |
| MAX3222EIDBR | SSOP         | DB              | 20   | 2000 | 330.0              | 16.4               | 8.2     | 7.5     | 2.5     | 12.0    | 16.0   | Q1            |
| MAX3222EIDWR | SOIC         | DW              | 20   | 2000 | 330.0              | 24.4               | 10.8    | 13.3    | 2.7     | 12.0    | 24.0   | Q1            |
| MAX3222EIPWR | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.0     | 1.4     | 8.0     | 16.0   | Q1            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MAX3222ECDWR | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| MAX3222ECPWR | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| MAX3222ECPWR | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| MAX3222EIDBR | SSOP         | DB              | 20   | 2000 | 356.0       | 356.0      | 35.0        |
| MAX3222EIDWR | SOIC         | DW              | 20   | 2000 | 367.0       | 367.0      | 45.0        |
| MAX3222EIPWR | TSSOP        | PW              | 20   | 2000 | 356.0       | 356.0      | 35.0        |



# DW0020A



# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220724/A 05/2016

**NOTES:**

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# PW0020A



# PACKAGE OUTLINE

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220206/A 02/2017

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



SOLDER MASK DETAILS

4220206/A 02/2017

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0020A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220206/A 02/2017

NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# DB0020A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4214851/B 08/2019

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.



# EXAMPLE BOARD LAYOUT

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4214851/B 08/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DB0020A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4214851/B 08/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2024，德州仪器 (TI) 公司