














ADS8684, ADS8688

ZHCSCR1B-JULY 2014-REVISED AUGUST 2014

ADS868x 具有双极输入范围的 16 位,500kSPS,4 通道和 8 通道单电源 逐次逼近寄存器 (SAR) 模数转换器 (ADC)

特性

- 具有集成模拟前端的 16 位 ADC
- 支持自动和手动两种扫描模式的 4 通道和 8 通道多 路复用器 (MUX)
- 独立于通道的可编程输入范围:
 - 双极: ±10.24V、±5.12V 和 ±2.56V
 - 单极: 0V 到 10.24V 和 0V 到 5.12V
- 5V 模拟电源: 1.65V 到 5V I/O 电源
- 恒定的阻性输入阻抗: 1MΩ
- 输入过压保护: 高达 ±20V
- 低漂移的片上 4.096V 基准电压
- 出色的性能:
 - 500kSPS 的总吞吐量
 - 差分非线性 (DNL): ±0.5 最低有效位 (LSB); 最大积分非线性 (INL): ±0.75 LSB
 - 增益误差和偏移误差低漂移
 - 信噪比 (SNR): 92dB; 总谐波失真 (THD): -102dB
 - 低功耗: 65mW
- AUX 输入 → 直接连接到 ADC 输入
- SPITM-兼容接口,支持菊花链连接
- 工业温度范围: -40°C 至 125°C
- TSSOP-38 封装 (9.7mm × 4.4mm)



2 应用

- 电力自动化
- 保护中继器
- PLC 模拟输入模块

3 说明

ADS8684 和 ADS8688 分别为 4 通道和 8 通道集成数 据采集系统,它们基于 16 位逐次逼近 (SAR) 模数转 换器 (ADC),工作时的吞吐量可达

500kSPS。 这些器件提供了用于各输入通道的集成模 拟前端电路(过压保护高达 ±20V)、支持自动和手动 两种扫描模式的 4 通道或 8 通道多路复用器、以及低 温度漂移的片上 4.096V 基准电压。 采用 5V 单模拟电 源供电时,器件上的各输入通道均可支持 ±10.24V、 ±5.12V 和 ±2.56V 的实际双极输入范围以及 0V 到 10.24V 和 0V 到 5.12V 的单极输入范围。模拟前端在 所有输入范围内的增益均经过精确微调, 以确保高直流 精度。 输入范围的选择可通过软件进行编程, 各通道 输入范围的选择相互独立。 该器件提供了一个 1MΩ 的恒定阻性输入阻抗(无论所选输入范围为 何)。


ADS8684 和 ADS8688 提供了用于连接数字主机的简 单 SPI 兼容串行接口,并且支持以菊花链形式连接多 个器件。 数字电源可提供 1.65V 到 5.25V 范围内的电 压, 因此可直接连接各种主机控制器。

器件信息(1)

	BB 11 1B 1G	
部件号	封装	封装尺寸 (标称值)
ADS868x	TSSOP (38)	9.70mm x 4.40mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

增益误差与温度的关系曲线



Changes from Revision A (July 2014) to Revision B

Changes from Original (July 2014) to Revision A

Page

Page



1	特性	1		8.3 Feature Description	
2	应用	1		8.4 Device Functional Modes	
3	说明	1		8.5 Register Map	
4	修订历史记录	<u>2</u>	9	Application and Implementation	50
5	Device Comparison Table	3		9.1 Application Information	
6	Pin Configuration and Functions			9.2 Typical Applications	
7	Specifications		10	Power-Supply Recommendations	55
•	7.1 Absolute Maximum Ratings		11	Layout	55
	7.2 Handling Ratings			11.1 Layout Guidelines	
	7.3 Recommended Operating Conditions			11.2 Layout Example	
	7.4 Thermal Information		12	器件和文档支持	
	7.5 Electrical Characteristics	6		12.1 文档支持	57
	7.6 Timing Requirements: Serial Interface	10		12.2 相关链接	57
	7.7 Typical Characteristics	11		12.3 商标	
8	Detailed Description	20		12.4 静电放电警告	
	8.1 Overview			12.5 术语表	
	8.2 Functional Block Diagram	20	13	机械封装和可订购信息	57

更改了产品预览数据表......1

更改了产品预览数据表.......1



5 Device Comparison Table⁽¹⁾

PRODUCT	RESOLUTION (Bits)	CHANNELS	SAMPLE RATE (kSPS)
ADS8684	16	4, single-ended	500
ADS8688	16	8, single-ended	500

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

6 Pin Configuration and Functions

DBT Package TSSOP-38 (Top View, Not to Scale)

	-	1					1	
SDI 1	-0	38	cs	SDI	1	0	38	CS
RST/PD 2		37	SCLK	RST/PD 2	2		37	SCLK
DAISY 3		36	SDO	DAISY	3		36	SDO
REFSEL 4		35	DNC	REFSEL 4	4		35	DNC
REFIO 5		34	DVDD	REFIO (5		34	DVDD
REFGND 6		33	DGND	REFGND	6		33	DGND
REFCAP 7		32	AGND	REFCAP	7		32	AGND
AGND 8]	31	AGND	AGND 8	8		31	AGND
AVDD 9	A DCCCC4	30	AVDD	AVDD	9	A D C O C O O	30	AVDD
AUX_IN 10	ADS8684	29	AGND	AUX_IN 1	10	ADS8688	29	AGND
AUX_GND 11		28	AGND	AUX_GND 1	11		28	AGND
NC 12		27	NC	AIN_6P 1	12		27	AIN_5P
NC 13		26	NC	AIN_6GND 1	13		26	AIN_5GND
NC 14		25	NC	AIN_7P 1	14		25	AIN_4P
NC 15		24	NC	AIN_7GND 1	15		24	AIN_4GND
AIN_0P 16		23	AIN_3P	AIN_0P 1	16		23	AIN_3P
AIN_0GND 17]	22	AIN_3GND	AIN_0GND 1	17		22	AIN_3GND
AIN_1P 18		21	AIN_2P	AIN_1P 1	18		21	AIN_2P
AIN_1GND 19		20	AIN2_GND	AIN_1GND 1	19		20	AIN2_GND
		j			ι		i	

Pin Functions

	PIN		
NO.	NAME	I/O	DESCRIPTION
NO.	ADS8684 ADS8688		
1	SDI	Digital input	Data input for serial communication.
2	RST/PD	Digital input	Active low logic input. Dual functionality to reset or power-down the device.
3	DAISY	Digital input	Chain the data input during serial communication in daisy-chain mode.
4	REFSEL	Digital input	Active low logic input to enable the internal reference. When low, the internal reference is enabled; REFIO becomes an output that includes the V_{REF} voltage. When high, the internal reference is disabled; REFIO becomes an input to apply the external V_{REF} voltage.
5	REFIO	Analog input, output	Internal reference output and external reference input pin. Decouple with REFGND on pin 6.
6	REFGND	Power supply	Reference GND pin; short to the analog GND plane. Decouple with REFIO on pin 5 and REFCAP on pin 7.
7	REFCAP	Analog output	ADC reference decoupling capacitor pin. Decouple with REFGND on pin 6.
8	AGND	Power supply	Analog ground pin. Decouple with AVDD on pin 9.
9	AVDD	Power supply	Analog supply pin. Decouple with AGND on pin 8.



Pin Functions (continued)

	PIN			
NO	NO. NAME ADS8684 ADS8688		I/O	DESCRIPTION
NO.				
10	AUX	X_IN	Analog input	Auxiliary input channel: positive input. Decouple with AUX_GND on pin 11.
11	AUX	_GND	Analog input	Auxiliary input channel: negative input. Decouple with AUX_IN on pin 10.
12	NC	AIN_6P	Analog input	Analog input channel 6: Positive input. Decouple with AIN_6GND on pin 13. No connection for the ADS8684: this pin can be left floating or connected to AGND.
13	NC	AIN_6GND	Analog input	Analog input channel 6: negative input. Decouple with AIN_6P on pin 12. No connection for the ADS8684: this pin can be left floating or connected to AGND.
14	NC	AIN_7P	Analog input	Analog input channel 7: positive input. Decouple with AIN_7GND on pin 15. No connection for the ADS8684: this pin can be left floating or connected to AGND.
15	NC	AIN_7GND	Analog input	Analog input channel 7: negative input. Decouple with AIN_7P on pin 14. No connection for the ADS8684: this pin can be left floating or connected to AGND.
16	AIN	I_0P	Analog input	Analog input channel 0: positive input. Decouple with AIN_0GND on pin 17.
17	AIN_	0GND	Analog input	Analog input channel 0: negative input. Decouple with AIN_0P on pin 16.
18	AIN	I_1P	Analog input	Analog input channel 1: positive input. Decouple with AIN_1GND on pin 19.
19	AIN_	1GND	Analog input	Analog input channel 1: negative input. Decouple with AIN_1P on pin 18.
20	AIN2	_GND	Analog input	Analog input channel 2: positive input. Decouple with AIN_2GND on pin 21.
21	AIN_2P Analo		Analog input	Analog input channel 2: negative input. Decouple with AIN_2P on pin 20.
22	AIN_3GND		Analog input	Analog input channel 3: positive input. Decouple with AIN_3GND on pin 23.
23	AIN	I_3P	Analog input	Analog input channel 3: negative input. Decouple with AIN_3P on pin 22.
24	NC	AIN_4GND	Analog input	Analog input channel 4: positive input. Decouple with AIN_4GND on pin 25. No connection for the ADS8684: this pin can be left floating or connected to AGND.
25	NC	AIN_4P	Analog input	Analog input channel 4: negative input. Decouple with AIN_4P on pin 24. No connection for the ADS8684: this pin can be left floating or connected to AGND.
26	NC	AIN_5GND	Analog input	Analog input channel 5: positive input. Decouple with AIN_5GND on pin 27. No connection for the ADS8684: this pin can be left floating or connected to AGND.
27	NC	AIN_5P	Analog input	Analog input channel 5: negative input. Decouple with AIN_5P on pin 26. No connection for the ADS8684: this pin can be left floating or connected to AGND.
28	AG	SND	Power supply	Analog ground pin
29	AG	SND	Power supply	Analog ground pin
30	AV	'DD	Power supply	Analog supply pin. Decouple with AGND on pin 31.
31	AG	SND	Power supply	Analog ground pin. Decouple with AVDD on pin 30.
32	AG	SND	Power supply	Analog ground pin
33	DG	SND	Power supply	Digital ground pin. Decouple with DVDD on pin 34.
34	DV	'DD	Power supply	Digital supply pin. Decouple with DGND on pin 33.
35	DI	NC	Do not connect	Do not connect this pin to any node; must remain floating.
36	SI	00	Digital output	Data output for serial communication
37	SC	CLK	Digital input	Clock input for serial communication
38	C	S	Digital input	Active low logic input; chip-select signal



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
AIN_nP to AIN_nGND ⁽²⁾	-20	20	V
AIN_nP to AIN_nGND ⁽³⁾	-11	11	V
AIN_nGND to GND	-0.3	0.3	V
AUX_IN to GND	-0.3	AVDD + 0.3	V
AVDD to GND or DVDD to GND	-0.3	7	V
REFCAP to REFGND or REFIO to REFGND	-0.3	5.7	V
GND to REFGND	-0.3	0.3	V
Digital input pins to GND	-0.3	DVDD + 0.3	V
Digital output pins to GND	-0.3	DVDD + 0.3	V
Operating temperature range, T _A	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

				MIN	MAX	UNIT
T _{stg}	Storage temperature range					ů
		Human body model (HBM), per ANSI/ESDA/JEDEC	Analog input pins (AIN_nP; AIN_nGND)	-4000	4000	
V _(ESD)	Electrostatic discharge	JS-001, all pins ⁽¹⁾	All other pins	-2000	2000	V
· (E3D)	disoriargo	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)			500	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog supply voltage	4.75	5	5.25	V
DVDD	Digital supply voltage	1.65	3.3	AVDD	V

7.4 Thermal Information

	<i>w</i>	ADS8684, ADS8688	
	THERMAL METRIC ⁽¹⁾	TSSOP (PW)	UNIT
		38 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.8	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	19.9	
$R_{\theta JB}$	Junction-to-board thermal resistance	30.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.3	C/VV
ΨЈВ	Junction-to-board characterization parameter	29.8	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	NA	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ AVDD = 5 V or offers a low impedance of $< 30 \text{ k}\Omega$.

⁽³⁾ AVDD = floating with an impedance > 30 k Ω .

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST ⁽¹⁾ LEVEL
ANALOG INP	UTS						
		Input range = $\pm 2.5 \times V_{REF}$	$-2.5 \times V_{REF}$		$2.5 \times V_{REF}$	V	Α
	(2)	Input range = ±1.25 x V _{REF}	$-1.25 \times V_{REF}$		1.25 × V _{REF}	V	Α
	Full-scale input span ⁽²⁾ (AIN_ <i>n</i> P to AIN_ <i>n</i> GND)	Input range = ±0.625 × V _{REF}	$-0.625 \times V_{REF}$		0.625 × V _{REF}	V	Α
		Input range = 2.5 × V _{REF}	0		$2.5 \times V_{REF}$	V	Α
		Input range = 1.25 x V _{REF}	0		1.25 × V _{REF}	V	Α
		Input range = $\pm 2.5 \times V_{REF}$	$-2.5 \times V_{REF}$		$2.5 \times V_{REF}$	V	Α
		Input range = ±1.25 x V _{REF}	-1.25 × V _{REF}		1.25 × V _{REF}	V	Α
AIN_nP	Operating input range, positive input	Input range = ±0.625 × V _{REF}	-0.625 × V _{REF}		0.625 × V _{REF}	V	Α
	positive input	Input range = 2.5 × V _{REF}	0		2.5 × V _{REF}	V	Α
		Input range = 1.25 x V _{REF}	0		1.25 × V _{REF}	V	Α
AIN_nGND	Operating input range, negative input	All input ranges	-0.1	0	0.1	V	В
z _i	Input impedance	At T _A = 25°C	0.85	1	1.15	ΜΩ	В
	Input impedance drift			7	25	ppm/°C	В
		With voltage at AIN_ nP pin = V _{IN} , input range = $\pm 2.5 \times V_{REF}$		V _{IN} - 2.25 R _{IN}		μА	А
		With voltage at AIN_ nP pin = V _{IN} , input range = $\pm 1.25 \times V_{REF}$		V _{IN} - 2.00 R _{IN}		μА	Α
$I_{lkg(in)}$	Input leakage current	With voltage at AIN_nP pin = V_{IN} , input range = $\pm 0.625 \times V_{REF}$		V _{IN} – 1.60 R _{IN}		μА	А
		With voltage at AIN_nP pin = V_{IN} , input range = 2.5 x V_{REF}		V _{IN} – 2.50 R _{IN}		μА	А
		With voltage at AIN_ n P pin = V _{IN} , input range = 1.25 x V _{REF}		V _{IN} – 2.50 R _{IN}		μА	А
INPUT OVER	VOLTAGE PROTECTION						
V _{OVP}	Overvoltage protection voltage	AVDD = 5 V or offers low impedance $< 30 \text{ k}\Omega$, all input ranges	-20		20	V	В
2	<u> </u>	AVDD = floating with impedance > 30 k Ω , all input ranges	-11		11	V	В

⁽¹⁾ Test Levels: **(A)** Tested at final test. Over temperature limits are set by characterization and simulation. **(B)** Limits set by characterization and simulation, across temperature range. **(C)** Typical value only for information, provided by design simulation.

⁽²⁾ Ideal input span, does not include gain or offset error.



Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST ⁽¹⁾ LEVEL
SYSTEM F	PERFORMANCE		'				
	Resolution		16			Bits	Α
NMC	No missing codes		16			Bits	Α
DNL	Differential nonlinearity		-0.99	±0.5	1.5	LSB ⁽³⁾	Α
INL	Integral nonlinearity (4)		-2	±0.75	2	LSB	Α
E _G	Gain error	At T _A = 25°C, all input ranges		±0.02	±0.05	%FSR(5)	Α
	Gain error matching (channel-to-channel)	At T _A = 25°C, all input ranges		±0.02	±0.05	%FSR	А
	Gain error temperature drift	All input ranges		±1	±4	ppm/°C	В
		At $T_A = 25$ °C, input range = $\pm 2.5 \times V_{REF}$		±0.5	±0.75	mV	Α
		At $T_A = 25^{\circ}C$, input range = $\pm 1.25 \times V_{REF}$		±0.5	±1	mV	Α
E _O	Offset error	At $T_A = 25^{\circ}C$, input range = $\pm 0.625 \times V_{REF}$		±0.5	±1.5	mV	А
		At $T_A = 25$ °C, input range = 0 to 2.5 × V_{REF}		±0.5	±2	mV	А
		At $T_A = 25$ °C, input range = 0 to 1.25 × V_{REF}		±0.5	±2	mV	А
		At $T_A = 25^{\circ}C$, input range = $\pm 2.5 \times V_{REF}$		±0.5	±0.75	mV	А
		At $T_A = 25^{\circ}C$, input range = $\pm 1.25 \times V_{REF}$		±0.5	±1	mV	А
	Offset error matching (channel-to-channel)	At $T_A = 25$ °C, input range = ±0.625 × V_{REF}		±0.5	±1.5	mV	А
		At $T_A = 25$ °C, input range = 0 to 2.5 × V_{REF}		±0.5	±2	mV	Α
		At $T_A = 25$ °C, input range = 0 to 1.25 × V_{REF}		±0.5	±2	mV	Α
	Offset error temperature drift	All input ranges		±1	±3	ppm/°C	В
SAMPLING	G DYNAMICS						-
CONV	Conversion time				850	ns	Α
ACQ	Acquisition time		1150			ns	Α
f _S	Maximum throughput rate without latency				500	kSPS	Α

⁽³⁾ LSB = least significant bit.

⁽⁴⁾ This parameter is the endpoint INL, not best fit INL.

⁽⁵⁾ FSR = full-scale range.



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST ⁽¹⁾ LEVEL
DYNAMIC CH	ARACTERISTICS							
			Input range = ±2.5 x V _{REF}	90	92		dB	Α
			Input range = ±1.25 × V _{REF}	89	91		dB	Α
SNR	Signal-to-noise ratio (V _{IN} – 0.5 dBFS at 1 kH	Hz)	Input range = ±0.625 × V _{REF}	87.5	89		dB	Α
	(*III) 0.0 a.b. 0 a	,	Input range = 2.5 × V _{REF}	88.5	90.5		dB	Α
			Input range = 1.25 x V _{REF}	87.5	89		dB	Α
THD	Total harmonic distortion (V _{IN} – 0.5 dBFS at 1 kH		All input ranges		-102		dB	В
			Input range = ±2.5 x V _{REF}	89	91.5		dB	Α
			Input range = ±1.25 × V _{REF}	88.5	91		dB	Α
SINAD	Signal-to-noise + distor (V _{IN} – 0.5 dBFS at 1 kH		Input range = ±0.625 × V _{REF}	87	89		dB	Α
	(VIN - 0.5 dbi 5 at 1 ki	12)	Input range = 2.5 × V _{REF}	87.5	90.5		dB	Α
			Input range = 1.25 x V _{REF}	87	89		dB	Α
SFDR Spurious-free dynamic range (V _{IN} – 0.5 dBFS at 1 kHz)			All input ranges		103		dB	В
	Crosstalk isolation ⁽⁷⁾		Aggressor channel input is overdriven to 2 × maximum input voltage		110		dB	В
	Crosstalk memory ⁽⁸⁾		Aggressor channel input is overdriven to 2 × maximum input voltage		90		dB	В
BW _(-3 dB)	Small-signal	-3 dB	At T _A = 25°C, all input ranges		15		kHz	В
BW _(-0.1 dB)	bandwidth -0.1 dB		At T _A = 25°C, all input ranges		2.5		kHz	В
AUXILIARY C	HANNEL							
	Resolution			16			Bits	Α
V _(AUX_IN)	AUX_IN voltage range		(AUX_IN – AUX_GND)	0		V_{REF}	V	Α
	Operating input range		AUX_IN	0		V_{REF}	V	Α
			AUX_GND		0		V	Α
_	Input capacitance		During sampling		75		pF	С
C _i			During conversion		5		pF	С
I _{Ikg(in)}	Input leakage current				100		nA	Α
DNL	Differential nonlinearity			-0.99	±0.6	1.5	LSB	Α
INL	Integral nonlinearity			-4	±1.5	4	LSB	Α
E _{G(AUX)}	Gain error		At T _A = 25°C		±0.02	±0.2	% FSR	Α
E _{O(AUX)}	Offset error		At T _A = 25°C	-10		10	mV	Α
SNR	Signal-to-noise ratio		$V_{(AUX_IN)} = -0.5 \text{ dBFS at 1 kHz}$	87	88		dB	Α
THD	Total harmonic distortion (6)		$V_{\text{(AUX_IN)}} = -0.5 \text{ dBFS at 1 kHz}$		-102		dB	В
SINAD	Signal-to-noise + distortion		$V_{(AUX IN)} = -0.5 \text{ dBFS at 1 kHz}$	86	88		dB	Α
SFDR	Spurious-free dynamic range		$V_{(AUX IN)} = -0.5 \text{ dBFS at 1 kHz}$		102		dB	В

⁽⁶⁾ Calculated on the first nine harmonics of the input frequency.

⁽⁷⁾ Isolation crosstalk is measured by applying a full-scale sinusoidal signal up to 10 kHz to a channel, not selected in the multiplexing sequence, and measuring its effect on the output of any selected channel.

⁽⁸⁾ Memory crosstalk is measured by applying a full-scale sinusoidal signal up to 10 kHz to a channel, which is selected in the multiplexing sequence, and measuring its effect on the output of the next selected channel, for all combinations of input channels.



Electrical Characteristics (continued)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	TEST ⁽¹⁾ LEVEL
INTERNAL RE	FERENCE OUTPUT							
V _(REFIO_INT) ⁽⁹⁾	Voltage on REFIO pin (configured as output)		At T _A = 25°C	4.095	4.096	4.097	V	Α
	Internal reference temp drift	erature			6	10	ppm/°C	В
$C_{(OUT_REFIO)}$	Decoupling capacitor o	n REFIO		10	22		μF	В
$V_{(REFCAP)}$	Reference voltage to A (on REFCAP pin)	DC	At T _A = 25°C	4.095	4.096	4.097	V	А
	Reference buffer outpu impedance	t			0.5	1	Ω	В
	Reference buffer temper	erature drift			0.6	1.5	ppm/°C	В
$C_{(OUT_REFCAP)}$	Decoupling capacitor o	n REFCAP		10	22		μF	В
	Turn-on time		$C_{(OUT_REFCAP)} = 22 \mu F$ $C_{(OUT_REFIO)} = 22 \mu F$		15		ms	В
EXTERNAL R	EFERENCE INPUT		,					
V_{REFIO_EXT}	External reference volta REFIO (configured as i			4.046	4.096	4.146	V	С
POWER-SUPP	PLY REQUIREMENTS							1
AVDD	Analog power-supply v	oltage	Analog supply	4.75	5	5.25	V	В
			Digital supply range	1.65	3.3	AVDD	V	В
DVDD	Digital power-supply vo	ltage	Digital supply range for specified performance	2.7	3.3	5.25	V	В
I _{AVDD_DYN}	VDD_DYN VDD_STC Analog supply current	Dynamic,	For ADS8688; AVDD = 5 V, f _S = maximum and internal reference		13	16	mA	А
		AVDD	For ADS8684; AVDD = 5 V, f _S = maximum and internal reference		8.5	11.5	mA	А
Luypa oto		Static	For ADS8688; AVDD = 5 V, device not converting and internal reference		10	12	mA	Α
'AVDD_STC		Cidilo	For ADS8684; AVDD = 5 V, device not converting and internal reference		5.5	8.5	mA	Α
I _{STDBY}		Power- down	At AVDD = 5 V, device in STDBY mode and internal reference		3	4.5	mA	Α
I _{PWR_DN}		Dynamic, DVDD	At AVDD = 5 V, device in PWR_DN		3	20	μΑ	В
I _{DVDD_DYN}	Digital supply current		At DVDD = 3.3 V, output = 0000h		0.5		mA	Α
DIGITAL INPU	ITS (CMOS)							
V_{IH}	Digital input logic levels	3		0.7 × DVDD		DVDD + 0.3	V	Α
V _{IL}	DVDD > 2.1 V			-0.3		0.3 × DVDD	V	Α
V_{IH}	Digital input logic levels	5		0.8 × DVDD		DVDD + 0.3	V	Α
V_{IL}	DVDD ≤ 2.1 V			-0.3		0.2 x DVDD	V	Α
	Input leakage current				100		nA	Α
	Input pin capacitance				5		pF	С
DIGITAL OUT	PUTS (CMOS)							
V_{OH}	Digital output logic lave	de	I _O = 500-μA source	$0.8 \times DVDD$		DVDD	V	Α
V _{OL}	Digital output logic levels		I _O = 500-μA sink	0		0.2 × DVDD	V	Α
	Floating state leakage	current	Only for SDO		1		μΑ	Α
	Internal pin capacitance	Э			5		pF	С
TEMPERATUR	RE RANGE							
T _A	Operating free-air temp	erature		-40		125	°C	В
	-1 0							

⁽⁹⁾ Does not include the variation in voltage resulting from solder shift effects.



7.6 Timing Requirements: Serial Interface

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
TIMING SPEC	TIMING SPECIFICATIONS						
f _S	Sampling frequency	f _{CLK} = max			500	kSPS	
t _S	ADC cycle time period	f _{CLK} = max	2			μs	
f _{SCLK}	Serial clock frequency	f _S = max			17	MHz	
t _{SCLK}	Serial clock time period	f _S = max	59			ns	
t _{CONV}	Conversion time				850	ns	
t _{DV_CSDO}	Delay time: CS falling to data enable				10	ns	
t _{D_CKCS}	Delay time: last SCLK falling to CS rising		10			ns	
t _{DZ_CSDO}	Delay time: CS rising to SDO going to 3-state		10			ns	
TIMING REQU	JIREMENTS						
t _{ACQ}	Acquisition time		1150			ns	
t _{PH_CK}	Clock high time		0.4		0.6	t _{SCLK}	
t _{PL_CK}	Clock low time		0.4		0.6	t _{SCLK}	
t _{PH_CS}	CS high time		30			ns	
t _{SU_CSCK}	Setup time: CS falling to SCLK falling		30			ns	
t _{HT_CKDO}	Hold time: SCLK falling to (previous) data valid on SDO		10			ns	
t _{SU_DOCK}	Setup time: SDO data valid to SCLK falling		25			ns	
t _{SU_DICK}	Setup time: SDI data valid to SCLK falling		5			ns	
t _{HT_CKDI}	Hold time: SCLK falling to (previous) data valid on SDI		5			ns	
t _{SU_DSYCK}	Setup time: DAISY data valid to SCLK falling		5			ns	
t _{HT_CKDSY}	Hold time: SCLK falling to (previous) data valid on DAISY		5			ns	





Figure 1. Serial Interface Timing Diagram



7.7 Typical Characteristics


At $T_A = 25$ °C, AVDD = 5 V, DVDD = 3 V, internal reference $V_{REF} = 4.096$ V, and $f_{SAMPLE} = 500$ kSPS, unless otherwise noted.



TEXAS INSTRUMENTS

Typical Characteristics (continued)

At T_A = 25°C, AVDD = 5 V, DVDD = 3 V, internal reference V_{REF} = 4.096 V, and f_{SAMPLE} = 500 kSPS, unless otherwise noted.







Figure 8. DC Histogram for Mid-Scale Inputs ($\pm 0.625 \times V_{REF}$)

Figure 9. DC Histogram for Mid-Scale Inputs (2.5 \times $V_{\text{REF}})$








Figure 10. DC Histogram for Mid-Scale Inputs (1.25 \times V_{REF})


Figure 11. Typical DNL for All Codes












TEXAS INSTRUMENTS


Typical Characteristics (continued)

At $T_A = 25$ °C, AVDD = 5 V, DVDD = 3 V, internal reference $V_{REF} = 4.096$ V, and $f_{SAMPLE} = 500$ kSPS, unless otherwise noted.













Figure 27. Typical Histogram for Gain Error Drift






Figure 28. Gain Error vs Temperature Across Channels

Figure 29. Gain Error vs External Resistance (R_{EXT})





Figure 30. Typical FFT Plot (±2.5 × V_{REF})




SINAD = 91.2 dB, THD = 105 dB, SFDR = 107 dB


Figure 31. Typical FFT Plot (±1.25 × V_{REF})












TEXAS INSTRUMENTS

Typical Characteristics (continued)






(During Sampling)

(STANDBY)



At $T_A = 25$ °C, AVDD = 5 V, DVDD = 3 V, internal reference $V_{REF} = 4.096$ V, and $f_{SAMPLE} = 500$ kSPS, unless otherwise noted.






8 Detailed Description

8.1 Overview

The ADS8684 and ADS8688 are 16-bit data acquisition systems with 4- and 8-channel analog inputs, respectively. Each analog input channel consists of an overvoltage protection clamp circuit, a programmable gain amplifier (PGA), and a second-order, antialiasing filter that conditions the input signal before being fed into a 4- or 8-channel analog multiplexer (MUX). The output of the MUX is digitized using a 16-bit analog-to-digital converter (ADC), based on the successive approximation register (SAR) architecture. This overall system can achieve a maximum throughput of 500 kSPS, combined across all channels. The devices feature a 4.096-V internal reference with a fast-settling buffer and a simple SPI-compatible serial interface with a daisy-chain (DAISY) feature.

The devices operate from a single 5-V analog supply and can accommodate true bipolar input signals up to $\pm 2.5 \times V_{REF}$. The devices offer a constant 1-M Ω resistive input impedance irrespective of the sampling frequency or the selected input range. The integration of multichannel precision analog front-end circuits with high input impedance and a precision ADC operating from a single 5-V supply offers a simplified end solution without requiring external high-voltage bipolar supplies and complicated driver circuits.

8.2 Functional Block Diagram






8.3 Feature Description

8.3.1 Analog Inputs

The ADS8684 and ADS8688 have either four or eight analog input channels, respectively, such that the positive inputs AIN_nP (n = 0 to 3 or 7) are the single-ended analog inputs and the negative inputs AIN_nP are tied to GND. Figure 51 shows the simplified circuit schematic for each analog input channel, including the input overvoltage protection circuit, PGA, low-pass filter (LPF), high-speed ADC driver, and analog multiplexer.



NOTE: ADS8684: n = 0 to 3. ADS8688: n = 0 to 7.

Figure 51. Front-End Circuit Schematic for Each Analog Input Channel

The devices can support multiple unipolar or bipolar, single-ended input voltage ranges based on the configuration of the program registers. As explained in the *Range Select Registers* section, the input voltage range for each analog channel can be configured to bipolar $\pm 2.5 \times V_{REF}$, $\pm 1.25 \times V_{REF}$, and $\pm 0.625 \times V_{REF}$ or unipolar 0 to $2.5 \times V_{REF}$ and 0 to $1.25 \times V_{REF}$. With the internal or external reference voltage set to 4.096 V, the input ranges of the device can be configured to bipolar ranges of ± 10.24 V, ± 5.12 V, and ± 2.56 V or unipolar ranges of 0 V to 10.24 V and 0 V to 5.12 V. Any of these input ranges can be assigned to any analog input channel of the device. For instance, the $\pm 2.5 \times V_{REF}$ range can be assigned to AIN_1P, the $\pm 1.25 \times V_{REF}$ range can be assigned to AIN_2P, the 0 V to $2.5 \times V_{REF}$ range can be assigned to AIN_3P, and so forth.

The devices sample the voltage difference (AIN_nP - AIN_nGND) between the selected analog input channel and the AIN_nGND pin. The devices allow a ±0.1-V range on the AIN_nGND pin for all analog input channels. This feature is useful in modular systems where the sensor or signal conditioning block is further away from the ADC on the board and when a difference in the ground potential of the sensor or signal conditioner from the ADC ground is possible. In such cases, TI recommends running separate wires from the AIN_nGND pin of the device to the sensor or signal conditioning ground.

8.3.2 Analog Input Impedance

Each analog input channel in the device presents a constant resistive impedance of 1 $M\Omega$. The input impedance is independent of either the ADC sampling frequency, the input signal frequency, or range. The primary advantage of such high-impedance inputs is the ease of driving the ADC inputs without requiring driving amplifiers with low output impedance. Bipolar, high-voltage power supplies are not required in the system because this ADC does not require any high-voltage front-end drivers. In most applications, the signal sources or sensor outputs can be directly connected to the ADC input, which significantly simplifies the design of the signal chain.

In order to maintain the dc accuracy of the system, matching the external source impedance on the AIN_nP input pin with an equivalent resistance on the AIN_nGND pin is recommended. This matching helps to cancel any additional offset error contributed by the external resistance.

Feature Description (continued)

8.3.3 Input Overvoltage Protection Circuit

The ADS8684 and ADS8688 feature an internal overvoltage protection circuit on each of the four or eight analog input channels, respectively. Use these protection circuits as a secondary protection scheme to protect the device. TI highly recommends using external protection devices against surges, electrostatic discharge (ESD), and electrical fast transient (EFT) conditions. The conceptual block diagram of the internal overvoltage protection (OVP) circuit is shown in Figure 52.




Figure 52. Input Overvoltage Protection Circuit Schematic

As shown in Figure 52, the combination of the 1-M Ω input resistors along with the PGA gain-setting resistors (R_{FB} and R_{DC}) limit the current flowing into the input pins. A combination of antiparallel diodes (D1 and D2) are added on each input pin to protect the internal circuitry and set the overvoltage protection limits.

Table 1 explains the various operating conditions for the device when the device is powered on. Table 1 indicates that when the AVDD pin of the device is connected to the proper supply voltage (AVDD = 5 V) or offers a low impedance of < 30 k Ω , the internal overvoltage protection circuit can withstand up to ± 20 V on the analog input pins.

Table 1. Input Overvoltage Protection Limits When AVDD = 5 V or Offers a Low Impedance of $< 30 \text{ k}\Omega^{(1)}$

INPUT CONDI	TEST CONDITION	ADC OUTPUT	COMMENTS	
V _{IN} < V _{RANGE}	Within operating range	All input ranges	Valid	Device functions as per data sheet specifications
$ V_{RANGE} < V_{IN} < V_{OVP} $	Beyond operating range but within overvoltage range	All input ranges	Saturated	ADC output is saturated, but device is internally protected (not recommended for extended time)
$ V_{IN} > V_{OVP} $	Beyond overvoltage range	All input ranges	Saturated	This usage condition may cause irreversible damage to the device

⁽¹⁾ GND = 0, AlN_nGND = 0 V, |V_{RANGE}| is the maximum input voltage for any selected input range, and |V_{OVP}| is the break-down voltage for the internal OVP circuit. Assume R_S is approximately 0.

The results indicated in Table 1 are based on an assumption that the analog input pins are driven by very low impedance sources (R_S is approximately 0). However, if the sources driving the inputs have higher impedance, the current flowing through the protection diodes reduces further, thereby increasing the OVP voltage range. Note that higher source impedance results in gain errors and contributes to overall system noise performance.



Figure 53 shows the voltage versus current response of the internal overvoltage protection circuit when the device is powered on. According to this current-to-voltage (I-V) response, the current flowing into the device input pins is limited by the 1-MΩ input impedance. However, for voltages beyond ±20 V, the internal node voltages surpass the break-down voltage for internal transistors, thus setting the limit for overvoltage protection on the input pins.


The same overvoltage protection circuit also provides protection to the device when the device is not powered on and AVDD is floating with an impedance > 30 k Ω . This condition can arise when the input signals are applied before the ADC is fully powered on. The overvoltage protection limits for this condition are shown in Table 2.

Table 2. Input Overvoltage Protection Limits When AVDD = Floating with Impedance > 30 k $\Omega^{(1)}$

INPUT CONDITION (V _{OVP} = ±11 V)		TEST CONDITION	ADC OUTPUT	COMMENTS
$ V_{IN} < V_{OVP} $	Within overvoltage range	All input ranges	Invalid	Device is not functional but is protected internally by the OVP circuit.
$ V_{IN} > V_{OVP} $	Beyond overvoltage range	All input ranges	Invalid	This usage condition may cause irreversible damage to the device.

⁽¹⁾ AVDD = floating, GND = 0, AIN_nGND = 0 V, $|V_{RANGE}|$ is the maximum input voltage for any selected input range, and $|V_{OVP}|$ is the break-down voltage for the internal OVP circuit. Assume R_S is approximately 0.

Figure 54 shows the voltage versus current response of the internal overvoltage protection circuit when the device is not powered on. According to this I-V response, the current flowing into the device input pins is limited by the 1-MΩ input impedance. However, for voltages beyond ±11 V, the internal node voltages surpass the break-down voltage for internal transistors, thus setting the limit for overvoltage protection on the input pins.








Figure 54. I-V Curve for an Input OVP Circuit (AVDD = Floating)



8.3.4 Programmable Gain Amplifier (PGA)

The devices offer a programmable gain amplifier (PGA) at each individual analog input channel, which converts the original single-ended input signal into a fully-differential signal to drive the internal 16-bit ADC. The PGA also adjusts the common-mode level of the input signal before being fed into the ADC to ensure maximum usage of the ADC input dynamic range. Depending on the range of the input signal, the PGA gain can be accordingly adjusted by setting the Range_CHn[2:0] (n = 0 to 3 or 7) bits in the program register. The default or power-on state for the Range_CHn[2:0] bits is 000, which corresponds to an input signal range of $\pm 2.5 \times V_{REF}$. Table 3 lists the various configurations of the Range_CHn[2:0] bits for the different analog input voltage ranges.


The PGA uses a very highly-matched network of resistors for multiple gain configurations. Matching between these resistors and the amplifiers across all channels is accurately trimmed to keep the overall gain error low across all channels and input ranges.

Range_CHn[2:0] ANALOG INPUT RANGE BIT 2 BIT 1 BIT 0 $\pm 2.5 \times V_{REF}$ 0 0 0 0 0 1 $\pm 1.25 \times V_{REF}$ ±0.625 × V_{REF} 0 1 0 0 to 2.5 \times V_{REF} 1 0 1 0 to 1.25 \times V_{REF} 1 1 0

Table 3. Input Range Selection Bits Configuration

8.3.5 Second-Order, Low-Pass Filter (LPF)

In order to mitigate the noise of the front-end amplifiers and gain resistors of the PGA, each analog input channel of the ADS8684 and ADS8688 features a second-order, antialiasing LPF at the output of the PGA. The magnitude and phase response of the analog antialiasing filter are shown in Figure 55 and Figure 56, respectively. For maximum performance, the –3-dB cutoff frequency for the antialiasing filter is typically set to 15 kHz. The performance of the filter is consistent across all input ranges supported by the ADC.



8.3.6 ADC Driver

In order to meet the performance of a 16-bit, SAR ADC at the maximum sampling rate (500 kSPS), the sample-and-hold capacitors at the input of the ADC must be successfully charged and discharged during the acquisition time window. This drive requirement at the inputs of the ADC necessitates the use of a high-bandwidth, low-noise, and stable amplifier buffer. Such an input driver is integrated in the front-end signal path of each analog input channel of the device. During transition from one channel of the multiplexer to another channel, the fast integrated driver ensures that the multiplexer output settles to 16-bit accuracy within the acquisition time of the ADC, irrespective of the input levels on the respective channels.



8.3.7 Multiplexer (MUX)

The ADS8684 and ADS8688 feature an integrated 4- and 8-channel analog multiplexer, respectively. For each analog input channel, the voltage difference between the positive analog input AIN_nP and the negative ground input AIN_nGND is conditioned by the analog front-end circuitry before being fed into the multiplexer. The output of the multiplexer is directly sampled by the ADC. The multiplexer in the device can scan these analog inputs in either manual or auto-scan mode, as explained in *Channel Sequencing Modes* section. In manual mode (MAN_Ch_n), the channel is selected for every sample via a register write; in auto-scan mode (AUTO_RST), the channel number is incremented automatically on every CS falling edge after the present channel is sampled. The analog inputs can be selected for an auto scan with register settings (refer to *Auto-Scan Sequencing Control Registers* section). The devices automatically scan only the selected analog inputs in ascending order.

The maximum overall throughput for the ADS8684 and ADS8688 is specified at 500 kSPS across all channels. The per channel throughput is dependent on the number of channels selected in the multiplexer scanning sequence. For example, the throughput per channel is equal to 250 kSPS if only two channels are selected, but is equal to 125 kSPS per channel if four channels are selected (as in the ADS8684), and so forth.

Refer to Table 6 for command register settings to switch between the auto-scan mode and manual mode for individual analog channels.

8.3.8 Reference

The ADS8684 and ADS8688 can operate with either an internal voltage reference or an external voltage reference using the internal buffer. The internal or external reference selection is determined by an external REFSEL pin. The devices have a built-in buffer amplifier to drive the actual reference input of the internal ADC core for maximizing performance.

8.3.8.1 Internal Reference

The devices have an internal 4.096-V (nominal value) reference. In order to select the internal reference, the REFSEL pin must be tied low or connected to AGND. When the internal reference is used, REFIO (pin 5) becomes an output pin with the internal reference value. TI recommends placing a 10-μF (minimum) decoupling capacitor between the REFIO pin and REFGND (pin 6), as shown in Figure 57. The capacitor must be placed as close to the REFIO pin as possible. The output impedance of the internal band-gap circuit creates a low-pass filter with this capacitor to band-limit the noise of the reference. The use of a smaller capacitor value allows higher reference noise in the system, thus degrading SNR and SINAD performance. Do not use the REFIO pin to drive external ac or dc loads because REFIO has limited current output capability. The REFIO pin can be used as a source if followed by a suitable op amp buffer (such as the OPA320).




Figure 57. Device Connections for Using an Internal 4.096-V Reference

The device internal reference is factory trimmed to a maximum initial accuracy of ±1 mV. The histogram in Figure 58 shows the distribution of the internal voltage reference output taken from more than 3300 production devices.




Figure 58. Internal Reference Accuracy at Room Temperature Histogram

The initial accuracy specification for the internal reference can be degraded if the die is exposed to any mechanical or thermal stress. Heating the device while being soldered to a PCB and any subsequent solder reflow is a primary cause for shifts in the V_{REF} value. The main cause of thermal hysteresis is a change in die stress and therefore is a function of the package, die-attach material, and molding compound, as well as the layout of the device itself.

In order to illustrate this effect, 80 devices were soldered using lead-free solder paste with the manufacturer's suggested reflow profile, as explained in the Application Report *AN-2029 Handling & Process Recommendations* (SNOA550). The internal voltage reference output is measured before and after the reflow process and the typical shift in value is displayed in Figure 59. Although all tested units exhibit a positive shift in their output voltages, negative shifts are also possible. Note that the histogram in Figure 59 displays the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, which is common on PCBs with surface-mount components on both sides, causes additional shifts in the output voltage. If the PCB is to be exposed to multiple reflows, solder the ADS8684 and ADS8688 in the second pass to minimize device exposure to thermal stress.





Figure 59. Solder Heat Shift Distribution Histogram



The internal reference is also temperature compensated to provide excellent temperature drift over an extended industrial temperature range of –40°C to 125°C. Figure 60 shows the variation of the internal reference voltage across temperature for different values of the AVDD supply voltage. The typical specified value of the reference voltage drift over temperature is 6 ppm/°C (Figure 61) and the maximum specified temperature drift is equal to 10 ppm/°C.



8.3.8.2 External Reference

For applications that require a better reference voltage or a common reference voltage for multiple devices, the ADS8684 and ADS8688 offer a provision to use an external reference along with an internal buffer to drive the ADC reference pin. In order to select the external reference mode, either tie the REFSEL pin high or connect this pin to the DVDD supply. In this mode, an external 4.096-V reference must be applied at REFIO (pin 5), which becomes an input pin. Any low-power, low-drift, or small-size external reference can be used in this mode because the internal buffer is optimally designed to handle the dynamic loading on the REFCAP pin, which is internally connected to the ADC reference input. The output of the external reference must be appropriately filtered to minimize the resulting effect of the reference noise on system performance. A typical connection diagram for this mode is shown in Figure 62.





Figure 62. Device Connections for Using an External 4.096-V Reference



The output of the internal reference buffer appears at the REFCAP pin. A minimum capacitance of 10 μ F must be placed between REFCAP (pin 7) and REFGND (pin 6). Place another capacitor of 1 μ F as close to the REFCAP pin as possible for decoupling high-frequency signals. Do not use the internal buffer to drive external ac or dc loads because of the limited current output capability of this buffer.

The performance of the internal buffer output is very stable across the entire operating temperature range of –40°C to 125°C. Figure 63 shows the variation in the REFCAP output across temperature for different values of the AVDD supply voltage. The typical specified value of the reference buffer drift over temperature is 1 ppm/°C (Figure 64) and the maximum specified temperature drift is equal to 1.5 ppm/°C.




8.3.9 Auxiliary Channel

The devices include a single-ended auxiliary input channel (AUX_IN and AUX_GND). The AUX channel provides direct interface to an internal, high-precision, 16-bit ADC through the multiplexer because this channel does not include the front-end analog signal conditioning that the other analog input channels have. The AUX channel supports a single unipolar input range of 0 V to V_{REF} because there is no front-end PGA. The input signal on the AUX_IN pin can vary from 0 V to V_{REF} , whereas the AUX_GND pin must be tied to GND.

When a conversion is initiated, the voltage between these pins is sampled directly on an internal sampling capacitor (75 pF, typical). The input current required to charge the sampling capacitor is determined by several factors, including the sampling rate, input frequency, and source impedance. For slow applications that use a low-impedance source, the inputs of the AUX channel can be directly driven. When the throughput, input frequency, or the source impedance increases, a driving amplifier must be used at the input to achieve good ac performance from the AUX channel. Some key requirements of the driving amplifier are discussed in the *Input Driver for the AUX Channel* section.

The AUX channel in the ADS8684 and ADS8688 offers a true 16-bit performance with no missing codes. Some typical performance characteristics of the AUX channel are illustrated in Figure 65 to Figure 68.





8.3.9.1 Input Driver for the AUX Channel

For applications that use the AUX input channels at high throughput and high input frequency, a driving amplifier with low output impedance is required to meet the ac performance of the internal 16-bit ADC. Some key specifications of the input driving amplifier are discussed below:

• Small-signal bandwidth. The small-signal bandwidth of the input driving amplifier must be much higher than the bandwidth of the AUX input to ensure that there is no attenuation of the input signal resulting from the bandwidth limitation of the amplifier. In a typical data acquisition system, a low cut-off frequency, antialiasing filter is used at the inputs of a high-resolution ADC. The amplifier driving the antialiasing filter must have a low closed-loop output impedance for stability, which implies a higher gain bandwidth for the amplifier. Higher small-signal bandwidth also minimizes the harmonic distortion at higher input frequencies. In general, the amplifier bandwidth requirements can be calculated on the basis of Equation 1.

$$GBW \ge 4 \times f_{-3dB}$$

where:

- f_{_34B} is the 3-dB bandwidth of the RC filter.
- Distortion. In order to achieve the distortion performance of the AUX channel, the distortion of the input driver must be at least 10 dB lower than the specified distortion of the internal ADC, as shown in Equation 2.

$$\mathsf{THD}_{\mathsf{AMP}} \leq \mathsf{THD}_{\mathsf{ADC}} - \mathsf{10}(\mathsf{dB}) \tag{2}$$

(1)

(3)



Noise. Careful considerations must be made to select a low-noise, front-end amplifier in order to prevent any
degradation in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of
the data acquisition system is not limited by the front-end circuit, keep the total noise contribution from the
front-end circuit below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is bandlimited by the low cut-off frequency of the input antialiasing filter, as explained in Equation 3.

$$N_{G} \times \sqrt{\left(\frac{V_{1/f-AMP_PP}}{6.6}\right)^{2} + e_{n_RMS}^{2} \times \frac{\pi}{2} \times f_{-3dB}} \quad \leq \quad \frac{1}{5} \times \frac{V_{FSR}}{2\sqrt{2}} \times 10^{-\frac{SNR(dB)}{20}}$$

where:

- V_{1 / f AMP PP} is the peak-to-peak flicker noise,
- $e_{n \text{ RMS}}$ is the amplifier broadband noise density in nV/\sqrt{Hz} , and
- N_G is the noise gain of the front-end circuit, which is equal to 1 in a buffer configuration.

8.3.10 ADC Transfer Function

The ADS8684 and ADS8688 are a family of multichannel devices that support single-ended, bipolar, and unipolar input ranges on all input channels. The output of the devices is in straight binary format for both bipolar and unipolar input ranges. The format for the output codes is the same across all analog channels.

The ideal transfer characteristic for each ADC channel for all input ranges is shown in Figure 69. The full-scale range (FSR) for each input signal is equal to the difference between the positive full-scale (PFS) input voltage and the negative full-scale (NFS) input voltage. The LSB size is equal to FSR / 2^{16} = FSR / 65536 because the resolution of the ADC is 16 bits. For a reference voltage of V_{REF} = 4.096 V, the LSB values corresponding to the different input ranges are listed in Table 4.




Figure 69. 16-Bit ADC Transfer Function (Straight Binary Format)

Table 4. ADC LSB Values for Different Input Ranges (V_{REF} = 4.096 V)

INPUT RANGE	POSITIVE FULL SCALE	NEGATIVE FULL SCALE	FULL-SCALE RANGE	LSB (µV)
±2.5 × V _{REF}	10.24 V	–10.24 V	20.48 V	312.50
±1.25 × V _{REF}	5.12 V	−5.12 V	10.24 V	156.25
±0.625 × V _{REF}	2.56 V	-2.56 V	5.12 V	78.125
0 to 2.5 x V _{REF}	10.24 V	0 V	10.24 V	156.25
0 to 1.25 x V _{REF}	5.12 V	0 V	5.12 V	78.125



8.4 Device Functional Modes

8.4.1 Device Interface

8.4.1.1 Digital Pin Description

The digital data interface for the ADS8684 and ADS8688 is illustrated in Figure 70.




Figure 70. Pin Configuration for the Digital Interface

The signals shown in Figure 70 are summarized as follows:

 $\overline{\text{CS}}$ indicates an active-low, chip-select signal. $\overline{\text{CS}}$ is also used as a <u>control signal</u> to trigger a conversion on the falling edge. Each data frame begins with the falling edge of the $\overline{\text{CS}}$ signal. The analog input channel to be converted during a particular frame is selected in the previous frame. On the $\overline{\text{CS}}$ falling edge, the devices sample the input signal from the selected channel and a conversion is initiated using the internal clock. The device settings for the next data frame can be input during this conversion process. When the $\overline{\text{CS}}$ signal is high, the ADC is considered to be in an idle state.

8.4.1.1.2 SCLK (Input)

This pin indicates the external clock input for the data interface. All synchronous accesses to the device are timed with respect to the falling edges of the SCLK signal.

8.4.1.1.3 SDI (Input)

SDI is the serial data input line. SDI is used by the host processor to program the internal device registers for device configuration. At the beginning of each data frame, the $\overline{\text{CS}}$ signal goes low and the data on the SDI line are read by the device at every falling edge of the SCLK signal for the next 16 SCLK cycles. Any changes made to the device configuration in a particular data frame are applied to the device on the subsequent falling edge of the $\overline{\text{CS}}$ signal.

8.4.1.1.4 SDO (Output)

SDO is the serial data output line. SDO is used by the device to output conversion data. The size of the data output frame varies depending on the register setting for the SDO format; see Table 13. A low level on \overline{CS} releases the SDO pin from the Hi-Z state. SDO is kept low for the first 15 SCLK falling edges. The MSB of the output data stream is clocked out on SDO on the 16th SCLK falling edge, followed by the subsequent data bits on every falling edge thereafter. The SDO line goes low after the entire data frame is output and goes to a Hi-Z state when \overline{CS} goes high.



Device Functional Modes (continued)

8.4.1.1.5 DAISY (Input)

DAISY is a serial input pin. When multiple devices are connected in daisy-chain mode, as illustrated in Figure 73, the DAISY pin of the first device in the chain is connected to GND. The DAISY pin of every subsequent device is connected to the SDO output pin of the previous device, and the SDO output of the last device in the chain goes to the SDI of the host processor. If an application uses a stand-alone device, the DAISY pin is connected to GND.

8.4.1.1.6 RST/PD (Input)

RST/PD is a dual-function pin. Figure 71 shows the timing of this pin and Table 5 explains the usage of this pin.




Figure 71. RST/PD Pin Timing

Table 5. RST/PD Pin Functionality

CONDITION	DEVICE MODE
40 ns < t _{PL_RST_PD} ≤ 100 ns	The device is in RST mode and does not enter PWR_DN mode.
100 ns < t _{PL_RST_PD} < 400 ns	The device is in RST mode and may or may not enter PWR_DN mode. NOTE: This setting is not recommended.
t _{PL_RST_PD} ≥ 400 ns	The device enters PWR_DN mode and the program registers are reset to default value.

The devices can be placed into power-down (PWR_DN) mode by pulling the RST/PD pin to a logic low state for at least 400 ns. The RST/PD pin is asynchronous to the clock; thus, RST/PD can be triggered at any time regardless of the status of other pins (including the analog input channels). When the device is in power-down mode, any activity on the digital input pins (apart from the RST/PD pin) is ignored.

The program registers in the device can be reset to their default values (RST) by pulling the RST/PD pin to a logic low state for no longer than 100 ns. This input is asynchronous to the clock. When RST/PD is pulled back to a logic high state, the devices are placed in normal mode. One valid write operation must be executed on the program register in order to configure the device, followed by an appropriate command (AUTO_RST or MAN) to initiate conversions.

When the RST/PD pin is pulled back to a logic high level, the devices wake-up in a default state in which the program registers are reset to their default values.



8.4.1.2 Data Acquisition Example

This section provides an example of how a host processor can use the device interface to configure the device internal registers as well as convert and acquire data for sampling a particular input channel. The timing diagram shown in Figure 72 provides further details.




Figure 72. Device Operation Using the Serial Interface Timing Diagram

There are four events shown in Figure 72. These events are described below:

- Event 1: The host initiates a data conversion frame through a falling edge of the \overline{CS} signal. The analog input signal at the instant of the \overline{CS} falling edge is sampled by the ADC and conversion is performed using an internal oscillator clock. The analog input channel converted during this frame is selected in the previous data frame. The internal register settings of the device for the next conversion can be input during this data frame using the SDI and SCLK inputs. Initiate SCLK at this instant and latch data on the SDI line into the device on every SCLK falling edge for the next 16 SCLK cycles. At this instant, SDO goes low because the device does not output internal conversion data on the SDO line during the first 16 SCLK cycles.
- Event 2: During the first 16 SCLK cycles, the device completes the internal conversion process and data are now ready within the converter. However, the device does not output data bits on SDO until the 16th falling edge appears on the SCLK input. Because the ADC conversion time is fixed (the maximum value is given in the Electrical Characteristics table), the 16th SCLK falling edge must appear after the internal conversion is over, otherwise data output from the device is incorrect. Therefore, the SCLK frequency cannot exceed a maximum value, as provided in the Timing Requirements: Serial Interface table.
- Event 3: At the 16th falling edge of the SCLK signal, the device reads the LSB of the input word on the SDI line. The device does not read anything from the SDO line for the remaining data frame. On the same edge, the MSB of the conversion data is output on the SDO line and can be read by the host processor on the subsequent falling edge of the SCLK signal. For 16 bits of output data, the LSB can be read on the 32nd SCLK falling edge. The SDO outputs 0 on subsequent SCLK falling edges until the next conversion is initiated.
- **Event 4:** When the internal data from the device is received, the host terminates the data frame by deactivating the $\overline{\text{CS}}$ signal to high. The SDO output goes into a Hi-Z state until the next data frame is initiated, as explained in Event 1.

8.4.1.3 Host-to-Device Connection Topologies

The digital interface of the ADS8684 and ADS8688 offers a lot of flexibility in the ways that a host controller can exchange data or commands with the device. A typical connection between a host controller and a stand-alone device is illustrated in Figure 70. However, there are applications that require multiple ADCs but the host controller has limited interfacing capability. This section describes two connection topologies that can be used to address the requirements of such applications.

8.4.1.3.1 Daisy-Chain Topology

A typical connection diagram showing multiple devices in daisy-chain mode is shown in Figure 73. The \overline{CS} , SCLK, and SDI inputs of all devices are connected together and controlled by a single \overline{CS} , SCLK, and SDO pin of the host controller, respectively. The DAISY₁ input pin of the first ADC in the chain is connected to DGND, the SDO₁ output pin is connected to the DAISY₂ input of ADC₂, and so forth. The SDO_N pin of the Nth ADC in the chain is connected to the SDI pin of the host controller. The devices do not require any special hardware or software configuration to enter daisy-chain mode.




Figure 73. Daisy-Chain Connection Schematic

A typical timing diagram for three devices connected in daisy-chain mode is shown in Figure 74.




Figure 74. Three Devices Connected in Daisy-Chain Mode Timing Diagram

At the falling edge of the CS signal, all devices sample the input signal at their respective selected channels and enter into conversion phase. For the first 16 SCLK cycles, the internal register settings for the next conversion can be entered using the SDI line, which is common to all devices in the chain. During this time period, the SDO outputs for all devices remain low. At the end of conversion, every ADC in the chain loads its own conversion result into an internal 16-bit shift register. At the 16th SCLK falling edge, every ADC in the chain outputs the MSB bit on its own SDO output pin. On every subsequent SCLK falling edge, the internal shift register of each ADC latches the data available on its DAISY pin and shifts out the next bit of data on its SDO pin. Therefore, the digital host receives the data of ADC_N, followed by the data of ADC_{N-1}, and so forth (in MSB-first fashion). In total, a minimum of 16 x N SCLK falling edges are required to capture the outputs of all N devices in the chain. This example uses three devices in a daisy-chain connection, so 3 x 16 = 48 SCLK cycles are required to capture the outputs of all devices in the chain along with the 16 SCLK cycles to input the register settings for the next conversion, resulting in a total of 64 SCLK cycles for the entire data frame. Note that the overall throughput of the system is proportionally reduced with the number of devices connected in a daisy-chain configuration.



The following points must be noted about the daisy-chain configuration illustrated in Figure 73:

- The SDI pins for all devices are connected together so each device operates with the same internal configuration. This limitation can be overcome by spending additional host controller resources to control the SDI input of devices with unique configurations.
- If the number of devices connected in daisy-chain is more than four, loading increases on the shared output lines from the host controller (CS, SDO, and SCLK). This increased loading may lead to digital timing errors. This limitation can be overcome by using digital buffers on the shared outputs from the host controller before feeding the shared digital lines into additional devices.

8.4.1.3.2 Star Topology

A typical connection diagram showing multiple devices in the star topology is shown in Figure 75. The SDI and SCLK inputs of all devices are connected together and are controlled by a single SDO and SCLK pin of the host controller, respectively. Similarly, the SDO outputs of all devices are tied together and connected to the SDI input pin of the host controller. The CS input pin of each device is individually controlled by separate CS control lines from the host controller.




Figure 75. Star Topology Connection Schematic

The timing diagram for a typical data frame in the star topology is the same as in a stand-alone device operation, as illustrated in Figure 72. The data frame for a particular device starts with the falling edge of the \overline{CS} signal and ends when the \overline{CS} signal goes high. Because the host controller provides separate \overline{CS} control signals for each device in this topology, the user can select the devices in any order and initiate a conversion by bringing down the \overline{CS} signal for that particular device. As explained in Figure 72, when \overline{CS} goes high at the end of each data frame, the SDO output of the device is placed into a Hi-Z state. Therefore, the shared SDO line in the star topology is controlled only by the device with an active data frame (\overline{CS} is low). In order to avoid any conflict related to multiple devices driving the SDO line at the same time, ensure that the host controller pulls down the \overline{CS} signal for only one device at any particular time.

TI recommends connecting a maximum of four devices in the star topology. Beyond that, loading may increase on the shared output lines from the host controller (SDO and SCLK). This loading may lead to digital timing errors. This limitation can be overcome by using digital buffers on the shared outputs from the host controller before being fed into additional devices.



8.4.2 Device Modes

The ADS8684 and ADS8688 support multiple modes of operation that are software programmable. After powering up, the device is placed into idle mode and does not perform any function until a command is received from the user. Table 6 lists all commands to enter the different modes of the device. After power-up, the program registers wake up with the default values and require appropriate configuration settings before performing any conversion. The diagram in Figure 76 explains how to switch the device from one mode of operation to another.




Figure 76. State Transition Diagram

8.4.2.1 Continued Operation in the Selected Mode (NO_OP)

Holding the SDI line low continuously (equivalent to writing a 0 to all 16 bits) during device operation continues device operation in the last selected mode (STDBY, PWR_DN or AUTO_RST, MAN_Ch_n). In this mode, the device follows the same settings that are already configured in the program registers (addresses 01h to 3Ch).

8.4.2.2 Frame Abort Condition (FRAME_ABORT)

As explained in the *Data Acquisition Example* section, the device digital interface is designed such that each data frame starts with a falling edge of the \overline{CS} signal. During the first 16 SCLK cycles, the device reads the 16-bit command word on the SDI line. The device waits to execute the command until the <u>last</u> bit of the command is received, which is latched on the 16th SCLK falling edge. During this operation, the \overline{CS} signal must stay low. If the \overline{CS} signal goes high for any reason before the data transmission is complete, the device goes into IDLE state and waits for a proper command to be written. This condition is called the FRAME_ABORT condition. When the device is operating in IDLE mode, any read operation on the device returns all 1's on the SDO line.

If a FRAME_ABORT condition occurs when the device is performing any read or write operation in the program register (PROG mode), then the device adopts the previous settings of the program registers until the user executes a proper command to execute the program register read or write command.



8.4.2.3 STANDBY Mode (STDBY)

The devices support a low-power standby mode (STDBY) in which only part of the circuit is powered down. The internal reference and buffer is not powered down, and therefore, the device can be quickly powered up in 20 µs on exiting the STDBY mode. When the device comes out of STDBY mode, the program registers are not reset to the default values.

To enter STDBY mode, execute a valid write operation to the command register with a STDBY command of 8200h, as shown in Figure 77. The command is executed and the device enters STDBY mode on the next $\overline{\text{CS}}$ rising edge following this write operation. The device remains in STDBY mode if no valid conversion command (AUTO_RST or MAN_Ch_n) is executed and SDI remains low (refer to the *Continued Operation in the Selected Mode* section) during the subsequent data frames. When the device operates in STDBY mode the program register settings can be updated, as explained in *Program Register Read/Write Operation* section using 16 SCLK cycles. However, if the user provides complete 32 SCLK cycles, then the SDO line yields all 1's on the last 16 SCLK cycles because there is no ongoing conversion in STDBY mode. The program register read operation can take place normally during this mode.




Figure 77. Enter and Remain in STDBY Mode Timing Diagram

In order to exit STDBY mode a valid 16-bit write command must be executed to enter auto (AUTO_RST) or manual (MAN_CH_n) scan mode, as shown in Figure 78. The device starts exiting STDBY mode on the next CS rising edge. At the next CS falling edge, the device samples the analog input at the channel selected by the MAN_CH_n command or the first channel of the AUTO_RST mode sequence. To ensure that the input signal is sampled correctly, keep the minimum width of the CS signal at 20 µs after exiting STDBY mode so the device can be fully powered up before taking the sample. The data output for the selected channel can be read during the same data frame, as explained in Figure 72.




Figure 78. Exit STDBY Mode Timing Diagram



8.4.2.4 Power-Down Mode (PWR_DN)

The devices support a hardware and software power-down mode (PWR_DN) in which all internal circuitry is powered down, including the internal reference and buffer. A minimum time of 15 ms is required for the device to power up and convert the selected analog input channel after exiting PWR_DN mode, if the device is operating in the internal reference mode (REFSEL = 0). The hardware power mode for the device is explained in the RST/PD (Input) section. The primary difference between the hardware and software power-down modes is that the program registers are reset to default values when the devices wake up from hardware power-down, but the previous settings of the program registers are retained when the devices wake up from software power-down.

To enter PWR_DN mode using software, execute a valid write operation on the command register with a software PWR_DN command of 8300h, as shown in Figure 79. The command is executed and the device enters PWR_DN mode on the next \overline{CS} rising edge following this write operation. The device remains in PWR_DN mode if no valid conversion command (AUTO_RST or MAN_Ch_n) is executed and SDI remains low (refer to the Continued Operation in the Selected Mode section) during the subsequent data frames. When the device operates in PWR_DN mode the program register settings can be updated, as explained in Program Register Read/Write Operation section using 16 SCLK cycles. However, if the user provides complete 32 SCLK cycles, then the SDO line yields all 1's on the last 16 SCLK cycles because there is no ongoing conversion in PWR_DN mode. The program register read operation can take place normally during this mode.




Figure 79. Enter and Remain in PWR DN Mode Timing Diagram

In order to exit from PWR_DN mode a valid 16-bit write command must be executed, as shown in Figure 80. The device comes out of PWR_DN mode on the next \overline{CS} rising edge. For operation in internal reference mode ($\overline{REFSEL} = 0$), 15 ms are required for the device to power-up the reference and other internal circuits and settle to the required accuracy before valid conversion data are output for the selected input channel.




Figure 80. Exit PWR_DN Mode Timing Diagram



8.4.2.5 Auto Channel Enable with Reset (AUTO_RST)

The devices can be programmed to scan the input signal on all analog channels automatically by writing a valid auto channel sequence with a reset (AUTO_RST, A000h) command in the command register, as explained in Figure 81. The sequence of channels for the automatic scan can be configured by the AUTO SCAN sequencing control register (01h to 02h) in the program register; refer to the *Program Register Map* section. In this mode, the devices continuously cycle through the selected channels in ascending order, beginning with the lowest channel and converting all channels selected in the program register. On completion of the sequence, the devices return to the lowest count channel in the program register and repeat the sequence. The input voltage range for each channel in the auto-scan sequence can be configured by setting the Range Select Registers of the program registers.




Figure 81. Enter AUTO RST Mode Timing Diagram

The devices remain in AUTO_RST mode if no other valid command is executed and SDI is kept low (refer to the *Continued Operation in the Selected Mode (NO_OP)* section) during subsequent data frames. If the AUTO_RST command is executed again at any time during this mode of operation, then the sequence of the scanned channels is reset. The devices return to the lowest count channel of the auto-scan sequence in the program register and repeat the sequence. The timing diagram in Figure 82 shows this behavior using an example in which channels 0 to 3 are selected in the auto sequence. For switching between AUTO_RST mode and MAN_Ch_n mode, refer to the *Channel Sequencing Modes* section.




Figure 82. Device Operation Example in AUTO_RST Mode



8.4.2.6 Manual Channel n Select (MAN_Ch_n)

The devices can be programmed to convert a particular analog input channel by operating in manual channel n scan mode (MAN_Ch_n). This programming is done by writing a valid manual channel n select command (MAN_Ch_n) in the command register, as shown in Figure 83. Refer to Table 6 for a list of commands to select individual channels during MAN_Ch_n mode.




Figure 83. Enter MAN_Ch_n Scan Mode Timing Diagram

The manual channel *n* select <u>command</u> (MAN_Ch_n) is executed and the devices sample the analog input on the selected channel on the <u>CS</u> falling edge of the next data frame following this write operation. The input voltage range for each channel in the MAN_Ch_n mode can be configured by setting the <u>Range Select Registers</u> in the program registers. The device continues to sample the analog input on the same channel if no other valid command is executed and SDI is kept low (refer to the <u>Continued Operation in the Selected Mode (NO_OP)</u> section) during subsequent data frames. The timing diagram in <u>Figure 84</u> illustrates this behavior using an example in which channel 1 is selected in the manual sequencing mode. For switching between MAN_Ch_n mode and AUTO RST mode, refer to the <u>Channel Sequencing Modes</u> section.




Figure 84. Device Operation in MAN Ch n Mode



8.4.2.7 Channel Sequencing Modes

The devices offer two channel sequencing modes: AUTO_RST and MAN_Ch_n.

In AUTO_RST mode, the channel number automatically increments in every subsequent frame. As explained in the *Auto-Scan Sequencing Control Registers* section, the analog inputs can be selected for an automatic scan with a register setting. The device automatically scans only the selected analog inputs in ascending order. The unselected analog input channels can also be powered down for optimizing power consumption in this mode of operation. The auto-mode sequence can be reset at any time during an automatic scan (using the AUTO_RST command). When the reset command is received, the ongoing auto-mode sequence is reset and restarts from the lowest selected channel in the sequence.

In MAN_Ch_n mode, the same input channel is selected during every data conversion frame. The input command words to select individual analog channels in MAN_Ch_n mode are listed in Table 6. If a particular input channel is selected during a data frame, then the analog inputs on the same channel are sampled during the next data frame. Figure 85 shows the SDI command sequence for transitions from AUTO_RST to MAN Ch n mode.




Figure 85. Transitioning from AUTO_RST to MAN_Ch_n Mode (Channels 0 and 5 are Selected for Auto Sequence)

Figure 86 shows the SDI command sequence for transitions from MAN_Ch_n to AUTO_RST mode. Note that each SDI command is executed on the next CS falling edge. A RST command can be issued at any instant during any channel sequencing mode, after which the device is placed into a default power-up state in the next data frame.




Figure 86. Transitioning from MAN_Ch_n to AUTO_RST Mode (Channels 0 and 5 are Selected for Auto Sequence)



8.4.2.8 Reset Program Registers (RST)

The devices support a hardware and software reset (RST) mode in which all program registers are reset to their default values. The devices can be put into RST mode using a hardware pin, as explained in the RST/PD (Input) section.

The device program registers can be reset to their default values during any data frame by executing a valid write operation on the command register with a RST command of 8500h, as shown in Figure 87. The device remains in RST mode if no valid conversion command (AUTO_RST or MAN_Ch_n) is executed and SDI remains low (refer to the *Continued Operation in the Selected Mode (NO_OP)* section) during the subsequent data frames. When the device operates in RST mode, the program register settings can be updated, as explained in *Program Register Read/Write Operation* section using 16 SCLK cycles. However, if the user provides complete 32 SCLK cycles, then the SDO line yields all 1's on the last 16 SCLK cycles because there is no ongoing conversion in RST mode. The values of the program register can be read normally during this mode. A valid AUTO_RST or MAN_CH_n channel selection command must be executed for initiating a conversion on a particular analog channel using the default program register settings.




Figure 87. Reset Program Registers (RST) Timing Diagram



8.5 Register Map

The internal registers of the ADS8684 and ADS8688 are categorized into two categories: command registers and program registers.

The command registers are used to select the channel sequencing mode (AUTO_RST or MAN_Ch_n), configure the device in standby (STDBY) or power-down (PWR_DN) mode, and reset (RST) the program registers to their default values.

The program registers are used to select the sequence of channels for AUTO_RST mode, select the SDO output format, and control input range settings for individual channels.

8.5.1 Command Register Description

The command register is a 16-bit, write-only register that is used to set the operating modes of the ADS8684 and ADS8688. The settings in this register are used to select the channel sequencing mode (AUTO_RST or MAN_Ch_n), configure the device in standby (STDBY) or power-down (PWR_DN) mode, and reset (RST) the program registers to their default values. All command settings for this register are listed in Table 6. During power-up or reset, the default content of the command register is all 0's and the device waits for a command to be written before being placed into any mode of operation. Refer to Figure 1 for a typical timing diagram for writing a 16-bit command into the device. The device executes the command at the end of this particular data frame when the $\overline{\text{CS}}$ signal goes high.

MSB BYTE LSB BYTE COMMAND REGISTER **OPERATION IN NEXT FRAME** (Hex) B15 B14 B11 B10 B13 B12 B9 B8 B[7:0] Continued Operation 0 0 0 0 0 0 0 0 0000 0000 0000h Continue operation in previous mode (NO OP) Standby (STDBY) 1 0 0 0 0 0 1 0 0000 0000 8200h Device is placed into standby mode Power Down 1 0 0 0 0 0 1 1 0000 0000 8300h Device is powered down (PWR_DN) Reset program registers (RST) 1 0 0 0 0 1 0 1 0000 0000 8500h Program register is reset to default Auto Ch. Sequence with Reset 1 0 1 0 0 0 0 0 0000 0000 A000h Auto mode enabled following a reset (AUTO_RST) Manual Ch 0 Selection ٥ 0 0 0 n 0 1 1 0000 0000 C000h Channel 0 input is selected (MAN_Ch_0) Manual Ch 1 Selection 1 1 0 0 0 1 0 0 0000 0000 C400h Channel 1 input is selected (MAN_Ch_1) Manual Ch 2 Selection 1 0 0 1 0 0 1 0 0000 0000 C800h Channel 2 input is selected (MAN_Ch_2) Manual Ch 3 Selection 1 1 0 0 1 1 0 0 0000 0000 CC00h Channel 3 input is selected (MAN Ch 3) Manual Ch 4 Selection (MAN_Ch_4)⁽¹⁾ 0 0 0 1 1 0 1 0 0000 0000 D000h Channel 4 input is selected Manual Ch 5 Selection (MAN_Ch_5) 1 1 0 1 0 0 0 0000 0000 D400h Channel 5 input is selected Manual Ch 6 Selection 1 1 0 1 1 0 0 0 0000 0000 D800h Channel 6 input is selected (MAN_Ch_6) Manual Ch 7 Selection (MAN_Ch_7) 1 1 0 1 1 1 0 0 0000 0000 DC00h Channel 7 input is selected Manual AUX Selection 0 0000 0000 E000h AUX channel input is selected (MAN_AUX)

Table 6. Command Register Map

8.5.2 Program Register Description

The program register is a 16-bit register used to set the operating modes of the ADS8684 and ADS8688. The settings in this register are used to select the channel sequence for AUTO_RST mode, configure the device ID in daisy-chain mode, select the SDO output format, and control the input range settings for individual channels. All program settings for this register are listed in Table 9. During power-up or reset, the default content of the program register is all 0's and the device waits for a command to be written before being placed into any mode of operation.

⁽¹⁾ Shading indicates bits and/or registers not included in the 4-channel version of the device.



8.5.2.1 Program Register Read/Write Operation

The program register is a 16-bit read or write register. There must be a minimum of 16 SCLKs after the \overline{CS} falling edge for any read or write operation to the program registers. When \overline{CS} goes low, the SDO line goes low as well. The device receives the command (as shown in Table 7 and Table 8) through SDI where the first seven bits (bits[15:9]) represent the register address and the eighth bit (bit 8) is the write or read instruction.

For a write cycle, the next eight bits (bits[7:0]) on the SDI are the desired data for the addressed register. A typical timing diagram for a program register write cycle is shown in Figure 88.

Table 7. Write Cycle Command Word

DIN	REGISTER ADDRESS	WR/RD	DATA
PIN	BIT[15:9]	BIT 8	BITS[7:0]
SDI	ADDR[6:0]	1	DIN[7:0]




Figure 88. Timing Diagram Showing Program Register Write Cycle

For a read cycle, the next eight bits (bits[7:0]) in the SDI are *don't care* bits. SDO outputs the 8-bit data from the addressed register during these eight clocks, in MSB-first fashion. A typical timing diagram for a program register read cycle is shown in Figure 89.

Table 8. Read Cycle Command Word

PIN	REGISTER ADDRESS	WR/RD	DATA
PIN	BIT[15:9]	BIT 8	BITS[7:0]
SDI	ADDR[6:0]	0	XXXXX
SDO	0000 000	0	DOUT[7:0]
		<u> </u>	




Figure 89. Program Register Read Cycle Timing Diagram



8.5.2.2 Program Register Map

This section provides a bit-by-bit description of each program register.

Table 9. Program Register Map

REGISTER	REGISTER ADDRESS BITS[15:9]	DEFAULT VALUE ⁽¹⁾	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
AUTO SCAN SEQUENCING CONT	•					•			•	
AUTO_SEQ_EN	01h	FFh	CH7_EN ⁽²⁾	CH6_EN	CH5_EN	CH4_EN	CH3_EN	CH2_EN	CH1_EN	CH0_EN
Channel Power Down	02h	00h	CH7_PD	CH6_PD	CH5_PD	CH4_PD	CH3_PD	CH2_PD	CH1_PD	CH0_PD
DEVICE FEATURES SELECTION	CONTROL		,	,	,	,		,	•	
Feature Select	03h	00h	DEV	/[1:0]	1	0	1		SDO [2:0]	
RANGE SELECT REGISTERS		•					•			
Channel 0 Input Range	05h	00h	0	0	0	0	0	Range	Select Channe	I 0 [2:0]
Channel 1 Input Range	06h	00h	0	0	0	0	0	Range	Select Channe	l 1 [2:0]
Channel 2 Input Range	07h	00h	0	0	0	0	0	Range	Select Channe	1 2 [2:0]
Channel 3 Input Range	08h	00h	0	0	0	0	0	Range Select Channel 3 [2:0]		l 3 [2:0]
Channel 4 Input Range	09h	00h	0	0	0	0	0	Range	Range Select Channel 4 [2:0]	
Channel 5 Input Range	0Ah	00h	0	0	0	0	0	Range	Range Select Channel 5 [2:0]	
Channel 6 Input Range	0Bh	00h	0	0	0	0	0	Range	Select Channe	l 6 [2:0]
Channel 7 Input Range	0Ch	00h	0	0	0	0	0	Range	Select Channe	l 7 [2:0]
Ch 0 Hysteresis	15h	00h				CH0_H	/ST [7:0]			
Ch 0 High Threshold MSB	16h	FFh				CH0_H	T [15:8]			
Ch 0 High Threshold LSB	17h	FFh				CH0_F	HT [7:0]			
Ch 0 Low Threshold MSB	18h	00h				CH0_L	T [15:8]			
Ch 0 Low Threshold LSB	19h	00h				CH0_L	T [7:0]			
Ch 7 Hysteresis	38h	00h				CH7_H	/ST [7:0]			
Ch 7 High Threshold MSB	39h	FFh	CH7_HT [15:8]							
Ch 7 High Threshold LSB	3Ah	FFh	CH7_HT [7:0]							
Ch 7 Low Threshold MSB	3Bh	00h	CH7_LT [15:8]							
Ch 7 Low Threshold LSB	3Ch	00h	CH7_LT [7:0]							
COMMAND READ BACK (Read-O	nly)									
Command Read Back	3Fh	00h				COMMAND	_WORD [7:0]			

All registers are reset to the default values at power-on or at device reset using the register settings method. Shading indicates bits or registers that are not included in the 4-channel version of the device. A write operation on any of these bits or registers has no effect on device behavior. A read operation on any of these bits or registers outputs all 1's on the SDÓ line.



8.5.2.3 Auto-Scan Sequencing Control Registers

In AUTO_RST mode, the device automatically scans the preselected channels in ascending order with a new channel selected for every conversion. Each individual channel can be selectively included in the auto channel sequencing. For the channels that are not selected for auto sequencing, the analog front-end circuitry can be individually powered down.

8.5.2.3.1 Auto-Scan Sequence Enable Register (address = 01h)

This register selects individual channels for sequencing in AUTO_RST mode. The default value for this register is FFh, which implies that in default condition all channels are included in the auto-scan sequence.

Figure 90. AUTO_SEQ_EN Register

7	6	5	4	3	2	1	0
CH7_EN ⁽¹⁾	CH6_EN	CH5_EN	CH4_EN	CH3_EN	CH2_EN	CH1_EN	CH0_EN
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

(1) Shading indicates bits or registers that are not included in the 4-channel version of the device. A write operation on any of these bits or registers has no effect on device behavior. A read operation on any of these bits or registers outputs all 1's on the SDO line.

Table 10. AUTO_SEQ_EN Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH7_EN	R/W	1h	Channel 7 enable. 0 = Channel 7 is not selected for sequencing in AUTO_RST mode 1 = Channel 7 is selected for sequencing in AUTO_RST mode
6	CH6_EN	R/W	1h	Channel 6 enable. 0 = Channel 6 is not selected for sequencing in AUTO_RST mode 1 = Channel 6 is selected for sequencing in AUTO_RST mode
5	CH5_EN	R/W	1h	Channel 5 enable. 0 = Channel 5 is not selected for sequencing in AUTO_RST mode 1 = Channel 5 is selected for sequencing in AUTO_RST mode
4	CH4_EN	R/W	1h	Channel 4 enable. 0 = Channel 4 is not selected for sequencing in AUTO_RST mode 1 = Channel 4 is selected for sequencing in AUTO_RST mode
3	CH3_EN	R/W	1h	Channel 3 enable. 0 = Channel 3 is not selected for sequencing in AUTO_RST mode 1 = Channel 3 is selected for sequencing in AUTO_RST mode
2	CH2_EN	R/W	1h	Channel 2 enable. 0 = Channel 2 is not selected for sequencing in AUTO_RST mode 1 = Channel 2 is selected for sequencing in AUTO_RST mode
1	CH1_EN	R/W	1h	Channel 1 enable. 0 = Channel 1 is not selected for sequencing in AUTO_RST mode 1 = Channel 1 is selected for sequencing in AUTO_RST mode
0	CH0_EN	R/W	1h	Channel 0 enable. 0 = Channel 0 is not selected for sequencing in AUTO_RST mode 1 = Channel 0 is selected for sequencing in AUTO_RST mode



8.5.2.3.2 Channel Power Down Register (address = 02h)

This register powers down individual channels that are not included for sequencing in AUTO_RST mode. The default value for this register is 00h, which implies that in default condition all channels are powered up.

Figure 91. Channel Power Down Register

7	6	5	4	3	2	1	0
CH7_PD ⁽¹⁾	CH6_PD	CH5_PD	CH4_PD	CH3_PD	CH2_PD	CH1_PD	CH0_PD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

LEGEND: R/W = Read/Write

(1) Shading indicates bits or registers that are not included in the 4-channel version of the device. A write operation on any of these bits or registers has no effect on device behavior. A read operation on any of these bits or registers outputs all 1's on the SDO line.

Table 11. Channel Power Down Register Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH7_PD	R/W	Oh	Channel 7 power-down. 0 = The analog front-end on channel 7 is powered up and channel 7 can be included in the AUTO_RST sequence 1 = The analog front-end on channel 7 is powered down and channel 7 cannot be included in the AUTO_RST sequence
6	CH6_PD	R/W	0h	Channel 6 power-down. 0 = The analog front-end on channel 6 is powered up and channel 6 can be included in the AUTO_RST sequence 1 = The analog front-end on channel 6 is powered down and channel 6 cannot be included in the AUTO_RST sequence
5	CH5_PD	R/W	0h	Channel 5 power-down. 0 = The analog front-end on channel 5 is powered up and channel 5 can be included in the AUTO_RST sequence 1 = The analog front-end on channel 5 is powered down and channel 5 cannot be included in the AUTO_RST sequence
4	CH4_PD	R/W	0h	Channel 4 power-down. 0 = The analog front-end on channel 4 is powered up and channel 4 can be included in the AUTO_RST sequence 1 = The analog front-end on channel 4 is powered down and channel 4 cannot be included in the AUTO_RST sequence
3	CH3_PD	R/W	0h	Channel 3 power-down. 0 = The analog front-end on channel 3 is powered up and channel 3 can be included in the AUTO_RST sequence 1 = The analog front end on channel 3 is powered down and channel 3 cannot be included in the AUTO_RST sequence
2	CH2_PD	R/W	0h	Channel 2 power-down. 0 = The analog front end on channel 2 is powered up and channel 2 can be included in the AUTO_RST sequence 1 = The analog front end on channel 2 is powered down and channel 2 cannot be included in the AUTO_RST sequence
1	CH1_PD	R/W	0h	Channel 1 power-down. 0 = The analog front end on channel 1 is powered up and channel 1 can be included in the AUTO_RST sequence 1 = The analog front end on channel 1 is powered down and channel 1 cannot be included in the AUTO_RST sequence
0	CH0_PD	R/W	0h	Channel 0 power-down. 0 = The analog front end on channel 0 is powered up and channel 0 can be included in the AUTO_RST sequence 1 = The analog front end on channel 0 is powered down and channel 0 cannot be included in the AUTO_RST sequence



8.5.2.4 Device Features Selection Control Register (address = 03h)

The bits in this register can be used to configure the device ID for daisy-chain operation and configure the output bit format on SDO.

Figure 92. Feature Select Register

7	6	5	4	3	2	1	0
DEV	/[1:0]	1	0	1	SDO[2:0]		
R/W	R/W	R	R	R	R/W R/W R/W		

LEGEND: R/W = Read/Write; R = Read only

Table 12. Feature Select Register Field Descriptions

Bit	Field	Туре	Reset	Description
7:6	DEV[1:0]	R/W	Oh	Device ID bits. 00 = ID for device 0 in daisy-chain mode 01 = ID for device 1 in daisy-chain mode 10 = ID for device 2 in daisy-chain mode 11 = ID for device 3 in daisy-chain mode
5	1	R	1h	Must always be set to 1
4	0	R	0h	Must always be set to 0
3	1	R	1h	Must always be set to 1
2:0	SDO[2:0]	R/W	0h	SDO data format bits (refer to Table 13).

Table 13. Description of Program Register Bits for SDO Data Format

SDO FORMAT	BEGINNING OF THE	OUTPUT FORMAT						
SDO[2:0}	OUTPUT BIT STREAM	BITS[24:9]	BITS[8:5]	BITS[4:3]	BITS[2:0]			
000	16th SCLK falling edge; no latency	Conversion result for selected channel (MSB-first)	SDC	D pulled low				
001	16th SCLK falling edge; no latency	Conversion result for selected channel (MSB-first)	Channel address (1)	SIM bulled low				
010	16th SCLK falling edge; no latency	Conversion result for selected channel (MSB-first)	Channel address ⁽¹⁾	Device address ⁽¹⁾	SDO pulled low			
011	16th SCLK falling edge; no latency	Conversion result for selected channel (MSB-first)	Channel address ⁽¹⁾	Device address ⁽¹⁾	Input range			

⁽¹⁾ Table 14 lists the bit descriptions for these channel addresses, device addresses, and input range.

Table 14. Bit Description for the SDO Data

BIT	BIT DESCRIPTION
24:9	16 bits of conversion result for the channel represented in MSB-first format.
8:5	Four bits of channel address. 0000 = Channel 0 0001 = Channel 1 0010 = Channel 2 0011 = Channel 3 0100 = Channel 4 (valid only for the ADS8688) 0101 = Channel 5 (valid only for the ADS8688) 0110 = Channel 6 (valid only for the ADS8688) 0111 = Channel 7 (valid only for the ADS8688)
4:3	Two bits of device address (mainly useful in daisy-chain mode).
2:0	Three bits of input voltage range (refer to the Range Select Registers (address = 05h (channel 0), 06h (channel 1), 07h (channel 2), 08h (channel 3), 09h (channel 4), 0Ah (channel 5), 0Bh (channel 6), 0Ch (channel 7))).



8.5.2.5 Range Select Registers (address = 05h (channel 0), 06h (channel 1), 07h (channel 2), 08h (channel 3), 09h (channel 4), 0Ah (channel 5), 0Bh (channel 6), 0Ch (channel 7))

These registers allow the selection of input ranges for all individual channels (n = 0 to 3 for ADS8684 and n = 0 to 7 for ADS8688). The default value for these registers is 00h.

Figure 93. Channel n Input Range Registers

7	6	5	4	3	2	1	0
0	0	0	0	0	Range_CH <i>n</i> [2:0]		
R	R	R	R	R	R/W R/W R/W		

LEGEND: R/W = Read/Write; R = Read only


Table 15. Channel *n* Input Range Registers Field Descriptions

Bit	Field	Туре	Reset	Description
7:3	0	R	0h	Must always be set to 0
2:0	Range_CH <i>n</i> [2:0]	R/W	Oh	Input range selection bits for channel n (n = 0 to 3 for ADS8684 and n = 0 to 7 for ADS8688). $000 = \text{Input range is set to } \pm 2.5 \times \text{V}_{REF} \\ 001 = \text{Input range is set to } \pm 1.25 \times \text{V}_{REF} \\ 010 = \text{Input range is set to } \pm 0.625 \times \text{V}_{REF} \\ 101 = \text{Input range is set to } 0 \text{ to } 2.5 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is set to } 0 \text{ to } 1.25 \times \text{V}_{REF} \\ 110 = \text{Input range is } 0 \times Inp$

8.5.3 Command Read-Back Register (address = 3Fh)

This register allows the user to read the device mode of operation. On execution of this command, the device outputs the command word executed in the previous data frame. The output of the command register appears on SDO from the 16th falling edge onwards in an MSB-first format. All information regarding the command register is contained in the first eight bits and the last eight bits are 0 (refer to Table 6) so the user may stop the command read-back operation after the 24th SCLK cycle.

Figure 94. Command Read-Back Register



LEGEND: R = Read only

Table 16. Command Read-Back Register Field Descriptions

Bit	t Field Type Re		Reset	Description
7:0	COMMAND_WORD[15:8]	R	0h	Command executed in previous data frame.



9 Application and Implementation

9.1 Application Information

The ADS8684 and ADS8688 devices are fully-integrated data acquisition systems based on a 16-bit SAR ADC. The devices include an integrated analog front-end for each input channel and an integrated precision reference with a buffer. As such, this device family does not require any additional external circuits for driving the reference or analog input pins of the ADC.

9.2 Typical Applications

9.2.1 Phase-Compensated, 8-Channel, Multiplexed Data Acquisition System for Power Automation




Figure 95. 8-Channel, Multiplexed Data Acquisition System for Power Automation

9.2.1.1 Design Requirements

In modern power grids, accurately measuring the electrical parameters of the various areas of the power grid is extremely critical. This measurement helps determine the operating status and running quality of the grid. Such accurate measurements also help diagnose potential problems with the power network so that these problems can be resolved quickly without having any significant service impact. The key electrical parameters include amplitude, frequency, and phase, which are important for calculating the power factor, power quality, and other parameters of the power system.

The phase angle of the electrical signal on the power network buses is a special interest to power system engineers. The primary objective for this design is to accurately measure the phase and phase difference between the analog input signals in a multichannel data acquisition system. When multiple input channels are sampled in a sequential manner as in a multiplexed ADC, an additional phase delay is introduced between the channels. Thus the phase measurements are not accurate. However, this additional phase delay is constant and can be compensated in application software.

The key design requirements are given below:

- Single-ended sinusoidal input signal with a ±10-V amplitude and typical frequency (fin = 50 Hz).
- Design an 8-channel multiplexed data acquisition system using a 16-bit SAR ADC.
- Design a software algorithm to compensate for the additional phase difference between the channels.



Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

The application circuit and system diagram for this design is shown in Figure 95. This design includes a complete hardware and software implementation of a multichannel data acquisition system for power automation applications.

The system hardware uses the ADS8688, which is a 16-bit, 500-kSPS, 8-channel, multiplexed input, SAR ADC with integrated precision reference and analog front-end circuitry for each channel. The ADC supports bipolar input ranges up to ±10.24 V with a single 5-V supply and provides minimum latency in data output resulting from the SAR architecture. The integration offered by this device makes the ADS8684 and ADS8688 an ideal selection for such applications, because the integrated signal conditioning helps minimize system components and avoids the need for generating high-voltage supply rails. The overall system-level dc precision (gain and offset errors) and low temperature drift offered by this device helps system designers achieve the desired system accuracy without calibration. In most applications, using passive RC filters or multi-stage filters in front of the ADC is preferred to reduce the noise of the input signal.

The software algorithm implemented in this design uses the discrete fourier transform (DFT) method to calculate and track the input signal frequency, get the exact phase angle of the individual signal, calculate the phase difference, and implement phase compensation. The entire algorithm has four steps:

- Calculate the theoretical phase difference introduced by the ADC resulting from multiplexing input channels.
- Estimate the frequency of the input signal using frequency tracking and DFT techniques.
- · Calculate the phase angle of all signals in the system based on the estimated frequency.
- Compensate the phase difference for all channels using the theoretical value of an additional MUX phase delay calculated in the first step.

9.2.1.3 Application Curve

The performance summary for this design is summarized in Table 17 and Figure 96. In this example, multiple sinusoidal input signals of amplitude ±10 V are applied to the inputs of the ADC. The initial phase angle is the same for all signals, but the input frequency is varied from 45 Hz to 55 Hz. The phase error in the last column of Table 17 reflects the measurement accuracy of this design.

Table 17. Theoretical and Measured Phase Difference

INPUT TEST CONDITION	THEORETICAL PHASE ERROR ⁽¹⁾	MEASURED PHASE ERROR ⁽²⁾	PHASE ERROR AFTER COMPENSATION ⁽³⁾		
Phase difference (consecutive channels)	0.036°	0.036145°	0.000145°		
Phase difference (farthest channels, channel 0 to channel 7)	0.252°	0.249964°	0.002036°		

- (1) Theoretical phase difference introduced by multiplexing is calculated based on the formula: Δφ = (f_{IN} / f_{ADC}) × N × 360°, where N = integral gap between two channels in the multiplexer sequence; f_{IN} = input signal frequency; and f_{ADC} = 500 kSPS, maximum throughput of the ADC.
- (2) Measured phase value (before compensation) includes phase difference between any two channels resulting from multiplexing ADC inputs.
- (3) The algorithm subtracts theoretical phase difference from the measured phase to compensate for the phase difference resulting from the MUX inputs.






Figure 96. Measured and Theoretical Phase Difference Between Consecutive Channels



For a step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to *Phase Compensated 8-Channel, Multiplexed Data Acquisition System for Power Automation Reference Design* (TIDU427).

9.2.2 16-Bit, 8-Channel, Integrated Analog Input Module for Programmable Logic Controllers (PLCs)




Figure 97. 16-Bit, 8-Channel, Integrated Analog Input Module for PLCs



9.2.2.1 Design Requirements

This reference design provides a complete solution for a single-supply industrial control analog input module. The design is suitable for process control end equipment such as programmable logic controllers (PLCs), distributed control systems (DCS) and data acquisition systems (DAS) modules that must digitize standard industrial current inputs, and bipolar or unipolar input voltage ranges up to ±10 V. In an industrial environment, the analog voltage and current ranges typically include ±2.5 V, ±5 V, ±10 V, 0 V to 5 V, 0 V to 10 V, 4 mA to 20 mA, and 0 mA to 20 mA. This reference design can measure all standard industrial voltage and current inputs. Eight channels are provided on the module, and each channel can be configured as a current or voltage input with software configuration.

The key design requirements are given below:

- Up to eight channels of user-programmable inputs:
 - Voltage inputs (with a typical Z_{IN} of 1 M Ω): ±10 V, ±5 V, ±2.5 V, 0 V to 10 V and 0 V to 5 V.
 - Current inputs (with a Z_{IN} of 300 Ω): 0 mA to 20 mA, 4 mA to 20 mA, and ±20 mA.
- A 16-bit SAR ADC with SPI.
- Accuracy of ≤ 0.2% at 25°C over entire input range of voltage and current inputs.
- Onboard isolated Fly-Buck[™] power supply with inrush current protection.
- Slim-form factor 96 x 50.8 x 10 mm (L x W x H).
- LabView-based GUI for signal-chain analysis and functional testing.
- Designed to comply with IEC61000-4 standards for ESD, EFT, and surge.

9.2.2.2 Detailed Design Procedure

The application circuit and system diagram for this design is shown in Figure 97.

The module has eight analog input channels, and each channel can be configured as a current or voltage input with software configuration. The design uses the ADS8688 (16-bit, 8-channel, single-supply SAR ADC) with an on-chip PGA and reference. The on-chip PGA provides a high-input impedance (typically 1 $M\Omega$) and filters noise interference. The on-chip, 4.096-V, ultra-low drift voltage reference is used as the reference for the ADC core.

The digital isolation is achieved using an ISO7141CC and ISO1541D. The host microcontroller communicates with a TCA6408A (an 8-bit, I^2 C, I/O expander over an I^2 C bus). The ISO1541D is a bidirectional, I^2 C isolator that isolates the I^2 C lines for the TCA6408A. The TCA6408A controls the low R_{ON} opto-switch (TLP3123), which is used to switch between voltage-to-current input modes. The input channel configuration is done in microcontroller firmware.

A low-cost, constant, on-time, synchronous buck regulator in fly-buck configuration with an external transformer (LM5017) generates the isolated power supply. The LM5017 has a wide input supply range, making this device ideal for accepting a 24-V industrial supply. This transformer can accept up to 100 V, thereby making reliable transient protection of the input supply more easily achievable. The fly-buck power supply isolates and steps the input voltage down to 6 V. The supply then provides that voltage to the TPS70950 (the low dropout regulator) to generate 5 V to power the ADS8688 and other circuitry. The LM5017 also features a number of other safety and reliability functions, such as undervoltage lockout (UVLO), thermal shutdown, and peak current limit protection.

Input analog signals are protected against high-voltage, fast-transient events often expected in an industrial environment. The protection circuitry makes use of the transient voltage suppressor (TVS) and ESD diodes. The RC low-pass mode filters are used on each analog input before the input reaches the ADS8688, which eliminates any high-frequency noise pickups and minimizes aliasing.



9.2.2.3 Application Curve

The performance summary for this design is summarized in Table 18.

Table 18. Measurement Results Summary for PLC Analog Input Module Design

		•	• .	_	
SERIAL NUMBER	PARAMETER	INPUT RANGE	ADS8688 SPECIFICATION	MEASURED RESULT	
		±10 V	90 dB (min)	90.85 dB	
1	SNR (dB)	0 V 10 V	88.5 dB (min)	89.52 dB	
		0 V to 5 V	87.5 dB (min)	88.48 dB	
		±10 V	14.66	14.80	
2	ENOB (bits)	0 V 10 V	14.41	14.58	
		0 V to 5 V	14.24	14.41	
		±10 V	2	1.77	
3	Maximum INL (LSB)	0 V 10 V	2	1.64	
		0 V to 5 V	2	1.35	
		±10 V	-2	-1.47	
4	Minimum INL (LSB)	0 V 10 V	-2	-1.36	
		0 V to 5 V	-2	-1.37	

The accuracy performance for this design for the ±10.24-V input range is shown in Figure 98.




Figure 98. System Accuracy Performance in ±2.5 x V_{REF} Input Range




For a step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to 16-Bit, 8-Channel, Integrated Analog Input Module for Programmable Logic Controllers (PLCs) (TIDU365).



10 Power-Supply Recommendations

The device uses two separate power supplies: AVDD and DVDD. The internal circuits of the device operate on AVDD, while DVDD is used for the digital interface. AVDD and DVDD can be independently set to any value within the permissible range.

The AVDD supply pins must be decoupled with AGND by using a minimum 10-µF and 1-µF capacitor on each supply. Place the 1-µF capacitor as close to the supply pins as possible. Place a minimum 10-µF decoupling capacitor very close to the DVDD supply to provide the high-frequency digital switching current. The effect of using the decoupling capacitor is illustrated in the difference between the power-supply rejection ratio (PSRR) performance of the device. Figure 99 shows the PSRR of the device without using a decoupling capacitor. The PSRR improves when the decoupling capacitors are used, as shown in Figure 100.



11 Layout

11.1 Layout Guidelines

Figure 101 illustrates a PCB layout example for the ADS8684 and ADS8688.

- Partition the PCB into analog and digital sections. Care must be taken to ensure that the analog signals are
 kept away from the digital lines. This layout helps keep the analog input and reference input signals away
 from the digital noise. In this layout example, the analog input and reference signals are routed on the lower
 side of the board while the digital connections are routed on the top side of the board.
- · Using a single dedicated ground plane is strongly encouraged.
- Power sources to the ADS8684 and ADS8688 must be clean and well-bypassed. TI recommends using a 1-μF, X7R-grade, 0603-size ceramic capacitor with at least a 10-V rating in close proximity to the analog (AVDD) supply pins. For decoupling the digital (DVDD) supply pin, a 10-μF, X7R-grade, 0805-size ceramic capacitor with at least a 10-V rating is recommended. Placing vias between the AVDD, DVDD pins and the bypass capacitors must be avoided. All ground pins must be connected to the ground plane using short, low impedance paths.
- There are two decoupling capacitors used for REFCAP pin. The first is a small, 1-μF, X7R-grade, 0603-size ceramic capacitor placed close to the device pins for decoupling the high-frequency signals and the second is a 22-μF, X7R-grade, 1210-size ceramic capacitor to provide the charge required by the reference circuit of the device. Both these capacitors must be directly connected to the device pins without any vias between the pins and capacitors.
- The REFIO pin also must be decoupled with a 10-µF ceramic capacitor, if the internal reference of the device is used. The capacitor must be placed close to the device pins.
- For the auxiliary channel, the fly-wheel RC filter components must be placed close to the device. Among
 ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision.
 The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties
 over voltage, frequency, and temperature changes.



11.2 Layout Example




Figure 101. Board Layout for ADS8684 and ADS8688



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下:

- 《TIPD167 验证设计参考指南: 针对电力自动化的相位补偿 8 通道多路复用数据采集系统》,TIDU427
- 《TIDA-00164 验证设计参考指南: 针对可编程逻辑控制器 (PLC) 的 16 位 8 通道集成模拟输入模 块》,TIDU365
- 《OPA320 数据表》,SBOS513
- 《REF5040 数据表》, SBOS410F
- 《AN-2029 处理和工艺建议》, SNOA550B
- 《LM5017 数据表》, SNVS783

12.2 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买 链接。

表 19. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
ADS8684	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS8688	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

12.3 商标

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



👫 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ADS8684IDBT	ACTIVE	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8684	Samples
ADS8684IDBTR	ACTIVE	TSSOP	DBT	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8684	Samples
ADS8688IDBT	ACTIVE	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8688	Samples
ADS8688IDBTR	ACTIVE	TSSOP	DBT	38	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ADS8688	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS8684IDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
ADS8688IDBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADS8684IDBTR	TSSOP	DBT	38	2000	356.0	356.0	35.0	
ADS8688IDBTR	TSSOP	DBT	38	2000	356.0	356.0	35.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
ADS8684IDBT	DBT	TSSOP	38	50	530	10.2	3600	3.5
ADS8688IDBT	DBT	TSSOP	38	50	530	10.2	3600	3.5

SMALL OUTLINE PACKAGE




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司